Computer in System Verilog

A small computer project in System Verilog. Uncomment the lines with fopen command in Computer/ROM.sv file to get output for different types of inputs.

This project can be run on EDA Playground.