Skip to content
View iceberghbs's full-sized avatar

Block or report iceberghbs

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
iceberghbs/README.md
  • 👋 Hi, I’m @iceberghbs
  • 👀 I’m interested in C++, FPGA/CPLD(VHDL and Verilog)
  • 💞️ I’m looking to collaborate on both.
  • 📫 reach me: iceberg.hbs@qq.com

Popular repositories Loading

  1. FPGA_modules FPGA_modules Public

    MANY USEFUL MODULES

    VHDL 2

  2. ECS527U_Test2 ECS527U_Test2 Public

    a simple assignment of QMUL

    VHDL 1

  3. counter counter Public

    assignment1 of ESSEX

    VHDL 1

  4. traffic_light traffic_light Public

    VHDL 1

  5. FP_Adder FP_Adder Public

    an assignment of McGill

    VHDL 1

  6. Booth_Mult Booth_Mult Public

    an assignment of McGill

    VHDL 1