Popular repositories Loading

1. Pipeline-RISC-V-CPU Pipeline-RISC-V-CPU Public

   Final project of course "Digital System Design" supervised by Prof. An-Yeu Wu(with branch prediction and compression support)

   Verilog 2 1

2. Image_Signal_Processor Image_Signal_Processor Public

   1092_iclab

   Max 2 4

3. Smith-Waterman-Verilog-Implementation Smith-Waterman-Verilog-Implementation Public

   Laboratory for Data Processing Systems (NTU) supervised by Prof. Yi-Chang Lu

   Verilog

4. MEMC-Compress MEMC-Compress Public

   Final project of Computer-aided VLSI System Design supervised by Prof. Chia-Hsiang Yang

   Verilog

5. Board-game-on-DE2-115-FPGA Board-game-on-DE2-115-FPGA Public

   Final project of Electrical Engineering Lab (digital Circuit) supervised by Chia-Hsiang Yang

   SystemVerilog

6. BinaryNet.pytorch BinaryNet.pytorch Public

   Forked from itayhubara/BinaryNet.pytorch

   Binarized Neural Network (BNN) for pytorch

   Python