## **DSD Final Project Scores (RISC-V)**

(1) Baseline Area: (um2) 截圖:

```
Library(s) Used:
      typical (File: /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/typical.db)
Number of ports:
                                                           1525
Number of ports:
Number of nets:
Number of cells:
Number of combinational cells:
Number of sequential cells:
Number of macros/black boxes:
Number of buf/inv:
                                                         22109
21129
                                                          16892
 Number of references:
Combinational area:
                                             165221.519847
                                               26223.132713
Buf/Inv area:
Noncombinational area:
                                             114187.491386
                                                   0.000000
Macro/Black Box area:
                                            2487626.109314
Net Interconnect area:
Total cell area:
                                            279409.011233
2767035.120547
Total area:
```

(2) Total Simulation Time of given has Hazard testbench: (ns) 截圖:

```
\(^o^)/ CONGRATULATIONS!! The simulation result is PASS!!!
```

- (3) Area\*Total Simulation Time: (um2 \* ns):
- 8.22755E+12
- (4) Clock cycle for post-syn simulation (cycle in sdc, not cycle in testbench): (ns) 2.5
- 2. BrPred
- (1) Total execution cycles of given I mem BrPred: 截圖:

(2) Total execution cycles of given I mem hasHazard: 截圖:

- (3) Synthesis area of BPU (Total area of BrPred minus baseline design, two design clock cycle need to be same): (um2)
  297
- 3. Compressed instructions
- (1) Area (Total area of compressed design minus baseline design, two design clock cycle need to be same): (um2) 截圖:

```
typical (File: /home/raid7 2/course/cvsd/CBDK
Number of ports:
                                          1525
Number of nets:
                                         24121
Number of cells:
                                         22786
Number of combinational cells:
                                         18530
Number of sequential cells:
                                          4253
Number of macros/black boxes:
                                             0
                                          4073
Number of buf/inv:
Number of references:
                                           163
Combinational area:
                                178615.703955
                                 30167.890369
Buf/Inv area:
                                114348.744282
Noncombinational area:
                                      0.000000
Macro/Black Box area:
                               2622073.410156
Net Interconnect area:
Total cell area:
                                292964.448236
Total area:
                                2915037.858393
                                                    = 13558
```

(2) Total Simulation Time of given I\_mem\_compression: (ns) 截圖:

- (3) Area\*Total Simulation Time: (um2 \* ns)
- 3.3581E+11
- (4) Clock cycle for post-syn simulation (cycle in sdc, not cycle in testbench): (ns) 2.5