

UNIT - III

COMPUTER FUNDAMENTALS

Introduction :-

Computer architecture acts as the interface between the hardware and the lowest level of software.

Computer Architecture refers to

- * Attributes of a system visible to programmers like data types of variables.
- * Attributes that have a direct impact on the execution of programs like clock cycle.

Computer Architecture is defined as study of the structure, behaviour and design of computers.

Computer Organisation :-

It refers to the operational units and their interconnections that realize the architecture specifications. It describes the function of and design of the various units of digital computers that store and process information.

The attributes of computer organisation refers to

- Control Signals, memory technology & peripheral interface
- Data representation
- I/O mechanisms
- Addressing Techniques.

Computer Architecture :-


It is concerned with the structure and behaviour of the computer. It includes the information formats, the instruction set and techniques for addressing memory.

Architecture → Visible to programmers

Organization → Implemented features in the system.


Basics of a Computer System :-

↳ Von Neumann Architecture :-



Input

Input Unit :-



Processor.

- * Computer accepts the coded information through Input unit.
- * Input devices accept data and instructions from the user or from another computer system (such as a computer on the Internet).
- * The most common input device is the keyboard, which accepts letters, numbers and commands from the user.
- * Whenever a key is pressed, the corresponding letter or digit is automatically translated into its corresponding binary code and transmitted over cable to the memory of the computer.
- * Another important type of input device is the mouse which lets you select options from on-screen menus.
- * A mouse by moving it across a flat surface and pressing its button.

Memory Unit :-

- Memory unit is used to store programs and data.
- Memory is classified into primary and secondary storage.

Primary Storage :-

- It is also called main memory.
- It operates at high speed and it is expensive.
- It is made up of large number of semiconductor cells, each capable of storing one bit information.
- These cells are grouped together in a fixed size called word. This facilitates reading and writing the content of one word.
- Each word is associated with a distinct address that identifies word location. A given word is accessed by specifying its address.

Word length :-

- The number of bits in each word is called word length of the computer.
- The word lengths ranges from 16 to 64 bits. Programs must reside in the primary memory during execution.

RAM :- [Random Access Memory]

- Memory in which any location can be reached in a short and fixed amount of time by specifying its address is called random-access memory.

Memory Access time :-

- Time required to access one word is called memory access time.
- This time is fixed and independent of the word being accessed.

→ It typically ranges from few nano seconds (ns) to about 100ns.

Caches

→ They are small and fast RAM units.

→ They are tightly coupled with the processor.

→ They are often contained on the same integrated circuits (IC) chip to achieve high performance.

Secondary Stage

→ Secondary memory is used 't' when large volumes of data programs have to be stored.

→ It is cheaper than primary memory and it's capacity is high.

→ Various secondary devices are magnetic tapes and disks, optical disks (CD-Roms) floppy etc...

Arithmetic and logic Unit

→ Most computer operations are executed in ALU.

→ The arithmetic logic section performs arithmetic operations such as addition, subtraction, multiplication and division.

→ A single processor to control a number of external devices such as keyboards, displays, magnetic and optical disks, sensors and mechanical controllers.

Control Unit

→ Control unit co-ordinates the operation of memory, arithmetic and logic unit, input unit and output unit in some proper way.

→ Control unit sends control signals to other units and senses their states.

- The actual timing signals that govern the transfer are generated by the control circuits.
- The data transfer between the processor and memory are also controlled by the control unit through timing signals.

UNIPROCESSORS To MULTIPROCESSORS:

The performance of the computer has drastically increased when the technology has shifted from uniprocessor systems to multiprocessor systems.

* As the core computing units were made more powerful, the performance of the processor's also increased significantly.

↳ uniprocessor system is a type of architecture that is based on a single computing unit. All the operations were done sequentially on the same unit. Multiprocessor systems are based on executing

Instructions on multiple computing units.

* The multiprocessor architecture is based on Flynn taxonomy

"Flynn's taxonomy is a classification of parallel computer architecture that are based on the number of concurrent instruction and data streams available in the architecture".

SISD → single Instruction, single data

MISD → multiple Instruction, single data

SIMD → single Instruction, multiple data

MIMD → multiple Instruction, multiple data

		single	multiple
Instruction Stream	single	single instruction single data	single instruction multiple data
	multiple	multiple instruction single data	multiple instruction multiple data
		SISD	SIMD
		MISD	MIMD

SINGLE INSTRUCTION AND SINGLE DATA :-

* This is a uniprocessor machine which is capable of executing a single instruction operating on a single data stream.

* The machine instructions are processed in a sequential manner and computers adopting this model are popularly called Sequential computers.

* Most conventional computers have SISD architecture.

* All the instructions and data to be processed

have to be stored in primary memory.

* The speed of the processing element in the SISD model is limited by the state at which the computer can transfer information internally.

MULTIPLE INSTRUCTION, SINGLE DATA (MISD)

* An MISD computing system is a multiprocessor machine capable of executing different instruction on different processing elements but all of them operating on the same dataset.

SINGLE INSTRUCTION, MULTIPLE DATA (SIMD)

* This machine capable of executing the same instruction on all the CPUs but operating on different data streams.

* machines based on an SIMD model are well suited to scientific computing since they involve lots of Vector and Matrix operations. So that the information can be passed to all the processing

Elements (PEs) organized data elements of vectors can be divided into multiple sets and each PE can process one data set.

MULTIPLE INSTRUCTION, MULTIPLE DATA (MIMD)

* This is capable of executing multiple instructions on multiple data sets.

* Each PE in the MIMD model has separate instructions and data streams; therefore machine built using this model are capable to any kind of application

* unlike SIMD and MISD Machine, PEs in MIMD Machines work asynchronously.

INSTRUCTIONS :-

An Instruction is a binary code, which specifies a basic operation for the computer.

* A Computer hardware must speak its language. The words of a computer language is called Instructions. and its vocabulary is called an instruction set.

Operation code [OP-code] defines the operation type. Operands define the operation of source and destination.

Instruction Set Architecture [ISA] :- describes the processor in terms of what the assembly

language programmer sees ; ie; the instructions and registers.

opcode	Mode	Address
--------	------	---------

Field that specifies the operation to be performed.
specifies the way the operand or the effective address is determined

designates a memory address or a processor register.

Types of Operations :-

* Data transfer between the memory and the processor registers.

* Arithmetic and logic operations on data.

* program sequencing and control.

* I/O transfer.

Performing a basic instruction is represented in many ways : They are

↳ 3-address instruction

↳ 2-address instruction

↳ 1-address instruction

↳ 0-address instruction


3- ADDRESS INSTRUCTION :-

Let us first assume that this action is to be

accomplished by a single machine instruction.

Furthermore, assume that this instruction contains the memory addresses of the 3 operands - A, B and C.


This three address instruction can be represented symbolically as:



The general instruction format will be of this type

Operation Source 1, Source 2
Destination

2-address Instruction:



which performs the operation $B \leftarrow [A] + [B]$.

when the sum is calculated the result is sent to the memory and stored in location B, replacing the original content of this location.

This means that operand B is both a source and a destination.

1 Address Instruction

Add A

* means → add the contents of memory location A to the contents of the accumulator register and place the sum back into the accumulator.

↳ Load A.

↳ and

↳ Store A.

Zero address Instruction :-

In these Instructions, the locations of all operands are defined implicitly. Such instruction are found in machines that store operands in a structure called a pushdown stack.

Logical Instructions :-

AND, OR, XOR, shift

ARITHMETIC INSTRUCTIONS :-

* Data types

* Integers : unsigned, signed, Byte, short, long.

* Real numbers : Single precision (float), Double precision (double) operations

* Addition, subtraction, multiplication, Devision.

DATA TRANSFER INSTRUCTIONS:-

- * Register transfer : MOVE
- * memory transfer : Load, store
- * I/O transfer : In, out
- * control transfer instructions
- * unconditional branch
- * conditional branch
- * procedure call
- * Return.

OPERATIONS AND OPERANDS

OPERATIONS OF THE COMPUTER HARDWARE !-

* Every computer must be able to perform arithmetic. The MIPS assembly language notation

add a, b, c

Instructs a computer to add the two variables b and c and to put their sum in 'a'.

Each MIPS arithmetic instruction performs only one operation and must always have exactly three variables.

* For example suppose want to place the sum of four variables b, c, d and e into variable 'a'

The following sequence of instructions adds the four variables:

add a,b,c : The sum of 'b' and 'c' is placed in 'a'

add a,a,d : The sum of 'b', 'c' and 'd' is now in 'a'

add a,a,e : The sum of 'b', 'c', 'd' and 'e' is now in 'a'

Thus, it takes three instructions to sum the four variables. The words to the right of the sharp symbol (;) on each line above are comments for the human reader and the computer ignores them.

OPERANDS:-

↳ operand is a variable used to perform any kind of operations.

↳ operand must be from a limited number of special locations build directly in hardware called register.

↳ Registers are primitives used in a hardware design that are visible to the programmer when the computer is completed.

↳ MIPS architecture has 32 bits registers and group of 32 bits are called word.


Word: The Natural unit to access in a computer, usually a group of 32 bits; corresponds to the size of a register in the MIPS architecture.

(i) MEMORY OPERANDS :-

Programming languages have

- * Simple Variable that contain single data element.
- * Complex data structures - array and structure

These complex data structures can contain many more data elements than there are registers in a computer.



Data transfer instructions :-

- * Arithmetic operations occurs only on register in MIPS instructions.

- * MIPS must include instructions that transfer data between memory and register. Such

Instructions are called data transfer instructions.

* To access a word in memory, the instruction must supply the memory address.

memory :-

* memory is a large size and single dimensional array.

* The address acting as the index to that array starting at 0.

Load :-

* The data transfer instruction that copies data from memory to a register is traditionally called load.

load.

* The format of the load instruction is the name of the operation followed by the register to be loaded, then a constant and register used to access memory.

MIPS Address (LOAD).

* The sum of the constant portion of the instruction and the content of the second register forms the memory address.

* The actual MIPS name for this instruction is lw, standing for load word.

Store

* The instruction complementary to Load is called Store.

* It copies data from a register to memory.

* The format of a store is the name of the operation, followed by the register to be stored and then offset to select the array element, and finally the base register.

* The MIPS address is specified, in part by a constant and in part by the contents of a register. The actual MIPS name is sw standing for store word.

Name

Example

Comments

32 Register

\$s0, \$s1

\$t0, \$t9

\$zero,

\$a0 - \$a3

\$v0 - \$v1

They can be accessed quickly. In MIPS architecture, the data must be loaded into the register to perform arithmetic operation.

2^{30} memory words

Memory[0]

Memory[i] ...

The contents can be accessed only after data transfer instruction. MIPS

use byte addressing.

Category

Instruction

operation

Arithmetic

Add \$S_1, \$S_2, \$S_3

$$S_1 = S_2 + S_3.$$

There are three operands in this instruction. The data resides in the register.

Sub \$S_1, \$S_2, \$S_3

$$S_1 = S_2 - S_3$$

There are 3 operands in this register.

Add \$S_1, \$S_2, 50

$$S_1 = S_2 + 50$$

This is add immediate instruction. It has two operands and one constant value.

Data transfer

Lw \$S_1, 50(\$S_2)

$$S_1 = \text{memory}[S_2 + 50]$$

Data is transferred from memory to register.

Sw \$S_1, 50(\$S_2)

$$\text{memory}[S_2 + 50] = S_1$$

Data is transferred from register to memory.

CONSTANT OR IMMEDIATE OPERANDS :-

↳ Constant Variables are used as one of the operand for many arithmetic operations in MIPS architecture.

↳ Many times a program will use a constant in an operation. For example implementing an index to point to the next element of an array.

Eg : add I \$83, \$83, 10

This instruction is interpreted as addition of content of \$83 and the value 10. The sum is stored in \$83. Add I means add Immediate, since one of the operand is in immediate addressing mode.

* As per the design principle "make common case faster" the constant operands must be loaded faster from the memory.

* Since constants occur more frequently in the instruction, they are mentioned in the instruction itself rather than to load from register.

REPRESENTATION OF INSTRUCTION

Signed and unsigned Numbers:-

* A single digit of a binary number is thus the 'atom' of computing, since all information is composed of binary digits or bits.

* This fundamental building block can be one or two values which can be thought of as several alternatives : high or low, on or off, true or false or '1' or '0'.

Generalizing the point, in any number base, the value of i th digit d is

$$d \times \text{Base}^i$$

where i starts at 0 and increases from right to left.

for example 1011_2

represents

$$= (1 \times 2^3) + (0 \times 2^2) + (1 \times 2^1) + (1 \times 2^0)$$

$$= 8 + 0 + 2 + 1$$

$= (11)_{10}$ we number the bits 0, 1, 2, 3... from right to left in a word.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

[32 bit word]

LSB [Least Significant bit] : The Right most bit in a MIPS word [Bit 0]

MSB [Most Significant bit] : The Left most bit in a MIPS word [Bit 31].

The MIPS word is 32 bits long . So we can represent 2^{32} different 32 bit pattern. It is natural to let these combinations represent the numbers from

$$0 \text{ to } 2^{32}$$

* 1b [load byte] sign-extends to fill the 24 left most bits of the register .

- * `lh` (load half) sign extends to fill the 16 left-most bits of the register.
- * `lbu` (load byte unsigned) and
- * `lhu` (load half-word unsigned) for unsigned integers.

Problem:-

Negate 2_{ten} and then check the result by negating -2_{ten} .

$$2_{\text{ten}} = 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0010_{\text{ten}}$$

Negating this number by inverting the bits and adding one.

$$\begin{array}{r}
 & + 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1110 \\
 & + 1 \\
 \hline
 1111 & 1111 & 1111 & 1111 & 1111 & 1111 & 1111 & 1110
 \end{array}$$

$$\Rightarrow -2_{\text{ten}}$$

Going the other direction

$$\begin{array}{r}
 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0001 \\
 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0001 \\
 \hline
 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0010
 \end{array}$$

first inversion

$$\begin{array}{r}
 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0001 \\
 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0010 \\
 \hline
 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1110
 \end{array}$$

$$\Rightarrow 2_{\text{ten}}$$

In MIPS language,
 ↳ Register \$S0 to \$S7 map onto register 16 to 23.
 ↳ Register \$T0 to \$T7 map onto register 8 to 15.

Hence \$S0 means register 16

↳ \$S1 means register 17.

↳ \$S2 means register 18

↳ \$T0 means register 8.

↳ \$T1 means register 9 and so on.

Examples: Translating a MIPS Assembly Instructions
into a machine Instruction.

* The real MIPS language version of the
instruction represented symbolically as

add \$T0, \$S1, \$S2

First as a combination of decimal numbers and then
a binary numbers.

The decimal representation is

0	17	18	8	0	32
---	----	----	---	---	----

from the above segment.

* Each of these segments of an instruction is
called a Field.

* The first and last fields containing '0' and

* The second field gives the number of the
register that is the first source operand of +

addition operation ($17 = \$s_1$)

* The third field gives the other source operand for the addition ($18 = \$s_2$)

* The fourth field contains the number of the register that is to receive the sum ($8 = \$t_0$)

* The fifth field is unused in this instruction, so it is set to '0'. Thus this instruction add register $\$s_1$ to register $\$s_2$ and places the sum in register $\$t_0$.

This instruction can also be represented as fields of binary numbers as opposed to decimal.

000000	10001	10010	01000	00000	100000
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

INSTRUCTION FORMAT:-

* A form of representation of an instruction composed of fields of binary number. The layout of the instruction is called the instruction format.

* From counting the number of bits, MIPS instruction takes exactly 32 bits - the same size as a data word.

* Our design principle that simplicity favors regularity, all MIPS instructions are 32 bit long.

Machine language :-

Binary representation used for communication within a computer system.

Hexadecimal :-

All computer data sizes are multiples of 4 hexadecimal (base 16) numbers are popular. Convert by replacing each group of four binary digits by a single hexadecimal digit and vice versa.

Hexadecimal binary

0hex	0000	1hex	0001	13	1101
1hex	0001	8hex	1000	14	1110
2hex	0010	9hex	1001	15	1111
3hex	0011	10hex	1010	#	
4hex	0100	11hex	1011		
5hex	0101	12hex	1100		
6hex	0110				

Example : Binary to hexadecimal and Back.

Convert the following hexadecimal and binary numbers into the other base.

01100100
 eca8 b420
 1110 1100 1010 1000
 | | | |
 0010 0000 0000 0000
 hex.

and then the other direction:

0001 0011 0101 0111 1001 1011 1101 1111
 | | | | | | |
 1 3 5 7 9 b d f
 hex.

MIPS FORMAT:-

MIPS Fields has two kinds of formats such as

(i) R-type (or) R Format (for register)

(ii) I-type (or) I-Format (for immediate).

(i) R-FORMAT

OP	rs	rt	rd	Shamt	Funct
6 bits	5 bits	5 bits	5 bits	6 bits	6 bits

OP \Rightarrow Basic operation of the instruction, traditionally called OP code.

rs \Rightarrow The first register source operand

rt \Rightarrow The second register source operand

rd \Rightarrow The register destination operand. It gets the result of the operation.

Shamt \Rightarrow Shift amount.

funct \Rightarrow function. This field, often called the function code, selects the specific variant

Example

add \$8,\$9,\$10 // $S_8 = S_9 + S_{10}$

opcode = 0 (look up in table)

funct = 32 (look up in table)

rs = 9 (1st operand)

rt = 10 (2nd operand)

rd = 8 (destination)

Shamt = 0 (not a shift)

I-Format :-

The fields of i-format are

OP	rs	rt	Constant (or) address
6 bits	5 bits	5 bits	6 bits

* The 16 bit address means a load word instruction can load any word within region of $\pm 2^{15}$ or 32,768 bytes ($\pm 2^{13}$ or 8192 words). of the address in the base register rs.

* Similarly, add immediate is limited to constant no larger than $\pm 2^{15}$.

I-FORMAT Example :-

MIPS Instruction : lw \$t0, 1200(\$t1)

opcode = 35 (look up intable)

rs = 9 (base register)

rt = 8 (destination register).

immediate = 1200 (offset).

decimal representation

35	9	8	1200
----	---	---	------

binary representation :-

100011	01001	01000	0000010010110000
--------	-------	-------	------------------

Note :- The meaning of the rt field has changed for this instruction : in a load word instruction.

The rt field specifies the destination register which receives the result of load.

Stored-program concept :-


Today's computers are built on two key principles -

(i) Instructions are represented as numbers.

(ii) programs are stored in memory to be read or written, just like data.

These principles lead to the stored-program concept.

Stored program concept :



* The diagram shows the power of the concept; Specifically memory can contain the source code for an editor program, the corresponding compiled machine code and even the compiler that generated the machine code.

- * The consequence of instructions as numbers is that programs are often shipped as files of binary numbers.
- * The commercial implications is that computers can inherit ready-made software provided they are compatible with an existing instruction set.
- * Such binary compatibility often leads industry to align around a small number of instructions set architecture.


LOGICAL OPERATION

- * The first computer operated on full words. It was useful to operate on fields of bits within a word or even on individual bits.
- * Examining characters within a word, each of which is stored as 8 bits.
- * The programming languages and instruction set architecture to simplify the packing and unpacking of bits into words. These instructions are called logical operations.

Logical operation	operator	Java operator	NIPS Instruction
Shift left	<<	<<	Sll.
Shift right	>>	>>>	Srl
Bit by bit AND	&	&	and, and i

Logical operation	C-operator	Java operator	MIPS instruction
Bit by bit OR			or, ori
Bit by bit NOT	~	~	nor

- * The first class of such operations is called shifts.
- * They move all the bits in a word to the left or right, filling the emptied bits with '0's.




Category	Instruction	Operation
AND	and \$S_1, \$S_2, \$S_3	$S_1 = S_2 \wedge S_3$
OR	or \$S_1, \$S_2, \$S_3	$S_1 = S_2 \vee S_3$
NOR	nor \$S_1, \$S_2, \$S_3	$S_1 = \sim(S_2 \vee S_3)$
NAND	nand \$S_1, \$S_2, \$S_3	$S_1 = \sim(S_2 \wedge S_3)$
ADD immediate	andi \$S_1, \$S_2, 100	$S_1 = S_2 + 100$
OR immediate	ori \$S_1, \$S_2, 100	$S_1 = S_2 \vee 100$
Shift left logical	Shl \$S_1, \$S_2, 10	$S_1 = S_2 \ll 10$
Shift right logical	Srl \$S_1, \$S_2, 10	$S_1 = S_2 \gg 10$

CONTROL OPERATION :-

Decision making and branching makes the computer more powerful.

Decision making :- Decision making in MIPS assembly language includes two decision-making instructions - conditional branches



Statement : Beq register 1, register 2, L1

In this instruction, go to the statement labeled L1 if the value in register 1 is equal to the value of register 2.

Branch if not equal (BNE)

Eg : bne register 1, register 2, L1

In this instruction, go to the statement labeled L1 if the value of register 1 does not equal to value of register 2.

Conditional branch is an instruction that requires the comparison of two values and that allows for a subsequent transfer of control to a new address in the program based on the outcome of the comparison.

Loops :- Looping statement is used to execute the same task more than one time until certain condition gets failed.

Ex. compiling a while loop in C-

while ($\text{save}[i] \neq k$)

$i += [1];$

for all i in save set $i = i + 1$ until $\text{save}[i] = k$

BASIC BLOCK

* A basic block is a sequence of instruction without branches and without branch targets or branch labels.

* one of the first early phases of compilation is breaking the problem into basic blocks.

* It is useful to test for equality and inequality is probably the most popular test.

* It is useful to see if a variable is less than another variable.

for example, a for loop may want to test to see if the index variable is less than 0.

ADDRESSING MODE

→ The different ways in which the operands of an instruction are specified are called as addressing modes.

→ Multiple forms of addressing are generally called addressing modes.

The addressing modes are the following.

IMMEDIATE ADDRESSING

* where the operand is a constant within the instruction itself.

* has the advantage of not requiring an extra memory access to fetch the operand, hence will be executed faster, however the size of operand is limited to 16 bits.

* The jump instruction format can also be considered as an example of immediate addressing.

Eg: ADD 3 [Add 3 to contents of accumulator and 3 is operand]

OP	rs	rt	Immediate
----	----	----	-----------

Immediate mode

DIRECT ADDRESSING


* In direct addressing mode, effective address

of the operand is given in the address field of the instruction.

* It requires one memory reference to read the operand from the given location and provides only a limited address space.

* Length of the address field is usually less than the word length.

Example : move P₁ R₀
Add Q, R₀ → Register




* INDIRECT OR PSEUDO DIRECT ADDRESSING :-

* In the mode, the offset value is specified.

Indirectly into the memory by the pointer available in the instruction.


* The address field of the instruction contains the effective address.



* The operand of the instruction refers the control into the memory location indirectly by the pointed present inside the memory. Hence the pointer was direct to the operand.

REGISTER ADDRESSING :-

- * It is the simplest addressing mode of all.
- * where the operand is a register.
- * works much faster than other addressing modes because it does not involves with memory accesses.
- * The register address is specified as a part of instruction.



→ operand is directly obtained by the register which is present in the instruction.

E.g: ADD R1, R2, R3.

- ⑤ Register Indirect Addressing :-
- ↳ works on register and memory operands.
 - ↳ operand is located in the memory pointed by the register, which is located in instruction.



↳ The operand is obtained by the memory address which is located in register by searching that memory location into a memory.

⑥ Base or Displacement Addressing :-


- * The operand is at the memory location whose address is the sum of register and a constant in the instruction.
- * Also known as indirect addressing, where register acts a pointer to an operand located at the memory location whose address is in the register.

Ex:- LW R0, 4 (#4000)

R0 → Rs

4 → Offset value


4000 → Memory address.



⑦ PC- Relative Addressing :-

- * The branch address is the sum of the pc and a constant in the instruction.
- * It is also known as program Counter addressing. It is a data or instruction memory location is specified as an offset value to the incremented.

Ex: ~~Beg, R4, R5, label~~
~~If R4 = R5~~



⑧ Indexing Addressing :-

- * The address field refers to a main memory address and the reg contains a positive displacement from the address.
- * The reg refers sometimes explicit and implicit.

* Index register are used for iterative task for incrementing or decrementing.

↳ Auto Incrementing

↳ Auto Decrementing

Ex:-

Auto incrementing :-

$$\text{Effective Address} = A + [R]$$


$$R = [R] + 1$$

Auto decrementing :-

$$EA = A + [R]$$

$$R = [R] - 1$$

Opode	Reg R	Address A
-------	-------	-----------



Encoding of Machine Instructions

- To be executed in a processor, an instruction must be encoded in a binary pattern. Such encoded instructions are referred to as Machine instructions.
- The instructions that use symbolic names and acronyms are called assembly language instructions.
- The instructions that perform operations such as add, subtract, move, shift, rotate and branch may use operands of different sizes such as 32-bit and 8-bit numbers.
- The instruction Add R1, R2 ; Has to specify the registers R1 and R2, in addition to the OP code. If the processor has 16 registers, then four bits are needed to identify each register. Additional bits are needed to indicate that the Register-addressing mode is used for each operand.
- The instruction Move 24(CR0), R5 ; Requires 16 bits to denote the OP code and the two registers, and some bits to express that the source operand uses the Index addressing mode and that the index value is 24.

In all these examples, the instructions can be encoded in a 32-bit word.

- The OP code for given instruction refers to type of operation that is to be performed.
- Source and destination field refers to source and destination operand respectively.
- The "other info" field allows us to specify the additional information that may be needed such as an index value or an immediate operand.

- Using multiple words, we can implement complex instructions, closely resembling operations in high level programming languages. The term complex instruction set computers (CISC) refers to processors that use.
- CISC approach results in instructions of variable length, dependent on the number of operands and the type of addressing modes used.
- In RISC (Reduced instruction set computers), any instruction occupies only one word.

8	7	7	10
OP Code	Source	Dest	other Info

(a) one-word instruction

OP Code	Source	Dest	other Info
Memory address / Immediate Operand			

(b) Two-word Instruction

OP Code	R _i	R _j	R _k	Other Info
---------	----------------	----------------	----------------	------------

(c) Three- operand instruction.

- (Eg) Encoding Instructions onto 32-bit words.
- The RISC approach introduced other restrictions such as that all manipulation of data must be done on operands that are already in registers.
 - (Eg) : Add R₁, R₂, R₃.
 - In RISC type machine, the memory references are limited to only Load/Store operations.

Assembly Level Language

It is a low-level language that allows users to write a program using alphanumeric mnemonic codes, instead of numeric code for a set of instructions. Examples of a large assembly language of the present time is IBM PC DOS.

High Level Language

It is a machine-independent type of language. It let users write various programs in such a language that resembles the English words (and alphabets) and all the familiar mathematical symbols. The very first high-level language was the COBOL language. C #, Python, etc - are a few examples of high-level languages.

Difference between Assembly language and high-level language

<u>Assembly Language</u>	<u>High Level Language</u>
1.) The assembly language requires an assembler for the process of conversion.	1.) High level language requires an interpreter/ compiler for the process of conversion.
2.) We perform the conversion of an assembly language into a machine language.	2.) We perform the conversion of a high-level language into an assembly language and then into a machine level language.
3.) It is a machine-dependent type of language.	3.) It is a machine-independent type of language.
4.) It makes use of the mnemonic codes for operation.	4.) It makes use of the English statements for operation.
5.) It provides support for various low-level operations.	5.) It does not provide any support for low-level languages.
6.) The code is more compact in this case.	6.) No code compactness is present in this case.

- | | |
|--|--|
| <ul style="list-style-type: none">7.) Accessing the hardware component is very easy in this case.8.) It is processor-dependent.9.) It has better accuracy.10.) An assembly language performs better than any high-level language, in general.11.) It is shorter in assembly language.12.) Execution of code takes less time in this case because the code is not very large.13.) It is way more efficient because of the shorter executable codes.14.) We can do that directly at a physical address in the case of an assembly language.
<u>(Ex)</u> [Reading of Pointers]15.) It is very difficult to debug and understand the code of an assembly language. | <ul style="list-style-type: none">7.) Accessing the hardware component is very difficult in this case.8.) It is processor-independent.9.) Accuracy is much lesser in this case.10.) The performance is comparatively not so good.11.) It is larger in a high-level language.12.) It takes up more time for execution because it needs to execute a large code.13.) It is comparatively less efficient because the executable codes are comparatively longer in length.14.) It is not possible to do so in the case of a high-level language.15.) It is very easy to debug and understand the code of an assembly language. |
|--|--|