

Implementation

Introduction:

The objective of the Capstone project is to build reliable communication protocols like UART/I2C over FPGA board on Altera Cyclone II or Nexys4 DDR to easily interface sensors and different module to interface the Input and Output via FPGA boards using the unique features of the FPGA board. It will help the people to understand the FPGA and communication protocol structure and use of it while testing.

Project Proposal:

A Field-Programmable Gate Array (FPGA) is a semiconductor device based on a matrix of configurable logic blocks (CLBs) connected via programmable interconnects. FPGAs are reconfigurable, meaning that the logic functions within the FPGA can be reprogrammed to implement different designs or algorithms after manufacturing. This reconfigurability contrasts with fixed-function Application-Specific Integrated Circuits (ASICs), making FPGAs highly versatile for prototyping and deployment in a wide range of applications.

The FPGA boards are quite faster than usual microcontroller because of its capability to adapt the advantage of different parameter like high speed parallel processing, custom GPIO interfaces, frequency trading, While FPGAs offer superior hardware-level performance and flexibility, microcontrollers are generally better for cost-sensitive or low-power applications with sequential tasks, thanks to their easier development process and lower unit cost.

Here we can use FPGA board of Altera Cyclone II or Xilinx Nexys 4 DDR, which are very well known FPGA Board for implementing Prototype of HDL design on it and test its compatibility for moving forward the Chip manufacturing or for making a design for an system in less time to build application with low cost.

Altera Cyclone II with EP2C5T144 chip



- EPROM chip configuration using EPCS4, the size of 4Mbit
- Onboard 50M active patch crystal (Crystal Slaughter halfback)
- Power supply with a largemouth outlet, single 5V power supply
- Board has power indicator and resets switch
- Onboard 3 SMD LED, the LED test can be done an experiment, more experiments using lead to complete

Marwadi University	Marwadi University Faculty of Engineering and Technology Department of Information and Communication Technology	
Subject: Capstone Project (01CT1718)	Implementation	
	Date: 19/09/2025	Enrolment No: 92200133031

Nexys 4 DDR with XC7A100TCS0324A






Hardware Platform

The core hardware is the **Xilinx Nexys 4 DDR FPGA board** (featuring the XC7A100TCS0324A chip). This board was chosen for its widespread use in academia and its onboard peripherals that simplify integration testing.

• **UART:** Implemented for basic data transmission and receiving, typically using a loopback or USB-to-UART interface for monitoring.



• **SPI Sensor:** The onboard ADXL362 3-axis accelerometer is used to demonstrate SPI communication. The FPGA acts as the Master, reading 12-bit acceleration data from the sensor's registers.



Subject: Capstone Project (01CT1718)

Implementation

Date: 19/09/2025 Enrolment No: 92200133031





Figure 23. Accelerometer interface.

• **I2C Sensor:** The onboard ADT7420 temperature sensor is used to validate I2C communication, with the FPGA serving as the Controller/Master. The I2C bus address 0x4B was selected for interfacing.




Implemented Simulation:

The project utilized Verilog HDL for all hardware designs, and Vivado (for Xilinx) and Quartus II (for Altera) for synthesis and implementation.

ModelSim was used extensively for simulation and verification via testbenches before deployment to the physical hardware.

UART simulation testing:




SPI simulation testing:




Subject: Capstone Project (01CT1718)

Implementation

Date: 19/09/2025 Enrolment No: 92200133031



I2C simulation testing:





Subject: Capstone Project (01CT1718)

Implementation

Date: 19/09/2025 Enrolment No: 92200133031

Implemented Code Snippets:

```
UART: The below code is snippent for baud rate generation
module baud rate generator #(
  parameter CLOCK_FREQ = 100_000_000, // 100 MHz default for Nexys4 DDR
  parameter BAUD RATE = 9600
                                      // UART baud rate
)(
  input wire clk,
  input wire rst n,
  output reg baud_clk_en // One-cycle pulse at baud rate
);
  localparam COUNTER LIMIT = (CLOCK FREQ + BAUD RATE/2) / BAUD RATE - 1;
  reg [31:0] counter;
  always @(posedge clk or negedge rst n) begin
    if (!rst n) begin
       counter \leq 0;
       baud clk en <= 1'b0;
    end else begin
      if (counter == COUNTER LIMIT) begin
         counter \leq 0;
         baud clk en \leq 1'b1;
       end else begin
         counter \le counter + 1;
         baud clk en \leq 1'b0;
       end
    end
  end
endmodule
SPI: The below code is of top module frame for SPI protocol between ADXL362 sensor and FPGA
board
  iclk_gen clock_generation(
    .CLK100MHZ(CLK100MHZ),
    .clk_4MHz(w_4MHz)
  );
  spi master master(
    .iclk(w_4MHz),
```



Marwadi University

Faculty of Engineering and Technology Department of Information and Communication Technology

Subject: Capstone Project (01CT1718)

Implementation

Date: 19/09/2025 Enrolment No: 92200133031

```
.miso(ACL MISO),
    .sclk(ACL SCLK),
    .mosi(ACL MOSI),
    .cs(ACL_CSN),
    .acl data(acl data)
  );
  seg7 control display control(
    .CLK100MHZ(CLK100MHZ),
    .acl data(acl data),
    .seg(SEG),
    .dp(DP),
    .an(AN)
  );
FSM of master module:
// SPI WRITE
                                 BEGIN SPIW = 7'h01,
          // Send write instruction 0x0A
                                 SEND WCMD7 = 7'h02,
                                 SEND WCMD6 = 7'h03,
                                 SEND WCMD5 = 7'h04,
                                 SEND WCMD4 = 7'h05,
                                 SEND WCMD3 = 7'h06,
                                 SEND WCMD2 = 7'h07,
                                 SEND WCMD1 = 7'h08,
                                 SEND_WCMD0 = 7'h09,
          // Send register address to write to 0x2D
                                 SEND WADDR7 = 7'h0A,
                                 SEND WADDR6 = 7'h0B,
                                 SEND WADDR5 = 7'h0C,
                                 SEND WADDR4 = 7'h0D,
                                 SEND WADDR3 = 7'h0E,
                                 SEND WADDR2 = 7'h0F,
                                 SEND_WADDR1 = 7'h10,
                                 SEND WADDR0 = 7'h11,
          // Send byte to put into measurement mode 0x02
                                 SEND BYTE7 = 7'h12,
                                 SEND BYTE6 = 7'h13,
                                 SEND BYTE5 = 7'h14,
                                 SEND BYTE4 = 7'h15,
                                 SEND_BYTE3 = 7'h16,
```

SEND BYTE2 = 7'h17,



Marwadi University

Faculty of Engineering and Technology

Department of Information and Communication Technology

Subject: Capstone Project (01CT1718)

Implementation

Date: 19/09/2025 Enrolment No: 92200133031

```
SEND BYTE1 = 7'h18,
                      SEND BYTE0 = 7'h19,
// Wait for first valid data after init measurement mode = 40ms
                      WAIT
                                = 7'h1A,
                      // SPI READ
                      BEGIN SPIR = 7'h1B,
                      // Send read instruction 0x0B
                      SEND RCMD7 = 7'h1C,
                      SEND_RCMD6 = 7'h1D,
                      SEND RCMD5 = 7'h1E,
                      SEND RCMD4 = 7'h1F,
                      SEND RCMD3 = 7'h20,
                      SEND_RCMD2 = 7'h21,
SEND RCMD1 = 7'h22,
                      SEND RCMD0 = 7'h23,
                      // Send X data LSB register address 0x0E
                      SEND RADDR7 = 7'h24,
                      SEND RADDR6 = 7'h25,
                      SEND RADDR5 = 7'h26,
                      SEND RADDR4 = 7^{\circ}h27,
                      SEND RADDR3 = 7'h28,
                      SEND RADDR2 = 7'h29,
SEND RADDR1 = 7'h2A,
SEND RADDR0 = 7'h2B,
                      // Receive X data LSB from 0x0E
                      REC XLSB7 = 7'h2C,
                      REC XLSB6 = 7'h2D,
                      REC XLSB5 = 7'h2E,
                      REC XLSB4 = 7'h2F,
                      REC XLSB3 = 7'h30,
                      REC XLSB2 = 7'h31,
                      REC XLSB1 = 7'h32,
                      REC XLSB0 = 7'h33,
                      // Receive X data MSB from 0x0F
                      REC_XMSB7 = 7'h34,
                      REC XMSB6 = 7'h35,
                      REC XMSB5 = 7'h36,
                      REC XMSB4 = 7'h37,
                      REC XMSB3 = 7'h38,
                      REC XMSB2 = 7'h39,
                      REC XMSB1 = 7'h3A,
                      REC XMSB0 = 7'h3B,
                      // Receive Y data LSB from 0x10
```



Subject: Capstone Project (01CT1718)

Implementation

Date: 19/09/2025 Enrolment No: 92200133031

```
REC YLSB7 = 7'h3C,
REC YLSB6 = 7'h3D,
REC YLSB5 = 7'h3E,
REC YLSB4 = 7'h3F,
REC YLSB3 = 7'h40,
REC YLSB2 = 7'h41,
REC YLSB1 = 7'h42,
REC YLSB0 = 7'h43,
// Receive Y data MSB from 0x11
REC YMSB7 = 7'h44,
REC YMSB6 = 7'h45,
REC YMSB5 = 7'h46,
REC YMSB4 = 7'h47,
REC YMSB3 = 7'h48,
REC YMSB2 = 7'h49,
REC_YMSB1 = 7'h4A,
REC YMSB0 = 7'h4B,
// Receive Z data LSB from 0x12
REC ZLSB7 = 7'h4C,
REC ZLSB6 = 7'h4D,
REC_ZLSB5 = 7'h4E,
REC ZLSB4 = 7'h4F,
REC ZLSB3 = 7'h50,
REC ZLSB2 = 7'h51,
REC ZLSB1 = 7'h52,
REC ZLSB0 = 7'h53,
// Receive Z data MSB from 0x13
REC_ZMSB7 = 7'h54,
REC ZMSB6 = 7'h55,
REC ZMSB5 = 7'h56,
REC ZMSB4 = 7'h57,
REC ZMSB3 = 7'h58,
REC ZMSB2 = 7'h59,
REC ZMSB1 = 7'h5A,
REC ZMSB0 = 7'h5B,
// End SPI communications
END SPI
            = 7'h5C;
```



Subject: Capstone Project (01CT1718)

Implementation

Date: 19/09/2025 Enrolment No: 92200133031

12C: The below code is of top module frame for SPI protocol between ADT7420 sensor and FPGA

```
Top module structure:
```

```
i2c_master master(
    .clk 200kHz(w 200kHz),
    .reset(reset),
    .temp data(w data),
    .SDA(TMP SDA),
    .SDA dir(sda dir),
    .SCL(TMP_SCL)
  );
  // Instantiate 200kHz clock generator
  clkgen 200kHz cgen(
    .clk 100MHz(CLK100MHZ),
    .clk_200kHz(w_200kHz)
  );
  // Instantiate 7 segment control
  seg7 seg(
    .clk 100MHz(CLK100MHZ),
    .temp data(w data),
    .SEG(SEG),
    .NAN(NAN),
    .AN(AN)
  );
```

```
FSM for master module for I2C:
// State Declarations - need 28 states
  localparam [4:0] POWER UP = 5'h00,
                   = 5'h01,
          START
                                 SEND ADDR6 = 5'h02,
                                 SEND ADDR5 = 5'h03,
                                 SEND ADDR4 = 5'h04,
                                 SEND ADDR3 = 5'h05,
                                 SEND ADDR2 = 5'h06,
                                 SEND\_ADDR1 = 5'h07,
                                 SEND ADDR0 = 5'h08,
                                 SEND RW = 5'h09,
          REC ACK = 5'h0A,
          REC MSB7 = 5'h0B,
                                 REC MSB6
                                             = 5'h0C,
                                 REC MSB5
                                              = 5'h0D,
                                 REC_MSB4 = 5'h0E,
```



Subject: Capstone Project (01CT1718)


Implementation

Date: 19/09/2025 Enrolment No: 92200133031

REC MSB3 = 5'h0F,REC MSB2 = 5'h10,REC MSB1 = 5'h11,REC MSB0 = 5'h12,SEND ACK = 5'h13, REC LSB7 = 5'h14, REC LSB6 = 5'h15,REC_LSB5 = 5'h16,REC LSB4 = 5'h17,REC LSB3 = 5'h18,REC LSB2 = 5'h19,REC_LSB1 = 5'h1A,REC LSB0 = 5'h1B,NACK = 5'h1C;

Implemented Hardware:

UART with RX TX: The below photo is test of UART on FPGA board of Altera Cyclone 2 whre while pressing start TX button we ca send desired data and see the same on LED by connecting RX and TX together.






SPI with 3 axis Acceleration reading: The SPI protocol was implemented to communicate with the ADXL362 accelerometer. The result, representing X, Y, and Z axis acceleration data, was successfully displayed on the Nexys 4 DDR's seven-segment display.



Subject: Capstone Project (01CT1718)

Implementation

Date: 19/09/2025 Enrolment No: 92200133031



I2C with Temperature reading: The I2C Master module was designed to interact with the ADT7420 temperature sensor. The captured temperature data was successfully displayed on the seven-segment display.

