
Parallel Webpage Layout


Leo Meyerovich, Chan Siu Man, Chan Siu On, Heidi Pan Krste Asanovic, Rastislav Bodik and many others from the UPCRC Berkeley project



UC Berkeley



Par Lab Research Overview





Parallel Web Browser

Why the browser?

- an important application platform
- browser wars again: competing on performance (<u>latency</u>)
- how important? handheld pageload is tens of CPU seconds

Why a <u>parallel</u> browser?

- soon in your phone? 4 cores x 2 threads x 8-wide SIMD = 64
- parallelism is more energy efficient

Technical challenge

- Parallelize the browser to run with 100-way parallelism



This Talk: Parallelize Single Page Layout

- Page layout (HTML+CSS) is the LaTeX of the Web
 - latex takes seconds to format a document
 - but pageload should be 20-100ms
 - pageload is a bottleneck: 51% of CPU time on IE8
- Page layout is a challenging "desktop" application
 - not parallelized before
 - specifications: often ambiguous and <u>sequential</u>
 - low-latency: problems are short-running
 - less understood motif: tree computation
- Knuth: "Multiprocessors are no help to T_EX"




Our Contributions

- 1. Analyzed browser performance
 - layout is a bottleneck; we identified its critical motifs
- 2. Distilled essential CSS and wrote a declarative spec for it
 - crucial step for exposing parallelism hidden by today's spec
- 3. Developed first parallel page layout algorithms
 - (1) matching: task parallel, 20x speedup, strongly scales to 16
 - (2) solving: task parallel, 4x speedup, strongly scales to 3 cores
- 4. Future steps components and algorithms



Overall Page Layout Problem

What the browser does



Our page layout subproblem <body> **Input:** document tree + CSS rules XX=?, y=? align=right / **Output:** sizes and positions of tree nodes align=right **Steps:** determine styling rules; solve constraints 25% 25% width=100% ok ok ok ok ok hello float=left: width=100px img width=10px float=left x=12, y=17world p img width=10px




The layout spec is confusing

Example of spec:


- "In general, the left edge of a line box touches the left edge of its containing block... However, floating boxes may come between [them]."

Hard to implement correctly, even sequentially.



Safari

Firefox




Flow: sequential layout in today's browsers


simplest way to implement the spec seems to be to (mostly) flow the elements sequentially in order



Flow is guided by a cursor


Cursor A points to where next element goes








Flow's dependences



constraints not specified if equality (e.g., inherited) or intrinsic (e.g., default image size or aspect ratio)




Dependencies prevent parallelism






Enable parallelism by doing part of work







Parallel Layout Solving: Five Phases

Extensive analysis led us to five phases These enable parallelism





Each Phase Exhibits Tree Parallelism



Phase 1: font size, temporary width

Phase 2: preferred max & min width

Phase 3: width


Phase 4: height, relative x/y position

Phase 5: absolute x/y position



Parallel Layout: Speculative Evaluation


- Did not break dependencies for floats
 - might stick out of paragraphs





Parallel Layout: Speculative Evaluation


- Did not break dependencies for floats
 - might stick out of paragraphs
- Speculate: assume no floats
- Check
- Patch up as needed





Parallel Layout: Speculative Evaluation

- Did not break dependencies for floats
 - might stick out of paragraph
- Speculate: assume no floats
- Check
- Patch up as needed
 - floats rare
 - We believe overflow is minimal





Berkeley Style Sheet Layout Language

- Can compile essential CSS into it
- Refactored CSS to separate features
- Simplifies: correctness, parallelization, use

```
V \rightarrow \{y_{acc} \leftarrow 0\}

(\{\$1.x = 0; \\ \$1.w = \phi(\$0.w, \$1.tempw, \$1.m, \$1.p)\}

(V \mid H)


\{\$1.y = y_{acc}; \\ y_{acc} \leftarrow y_{acc} + \$1.h\})^*

\{\$0.h = \$0.temph \bowtie y_{acc}\}
```




Analysis

- Model: sequential speed ~= Firefox speed
- Cilk++: 4x speedup, scales to 3 cores
- Need to SIMDize leaves



Modeled Speedup w/Cilk++



Eight socket x 4 core AMD Opteron 2356 Barcelona Sun X4600

Dual socket x 4 core AMD Opteron 2356 Barcelona Sun X2200

Preproduction 2 socket x 4 core x 2 thread Intel Xeon Nehalem



Rule Matching: Problem Statement

selectors


properties

Matching

- Tag path (img: <body>)
- Rule Selectors
- For each tag path: which selectors are ~substrings?

Rule resolution

 Prioritize properties by rule order: lower overrides



<body>




Rule Matching: Parallelization

• ~600 nodes, 1000s rules

Assign nodes to cores

load balancing: random assignment

• SIMDizable?





Analysis


Results

- perfect scaling: up to 10 cores
- 20x speedup on 32 cores
- but with python
 - interp. overhead (seq.)
 - procs., not threads

Future

- C++ implementation
- SIMD rule matching

Speedup vs # Cores (w/ Python)





Takeaways

Artifacts

- BSS/CSS specification & dependency decomposition
- 4x solving speedup (untuned), 20x matching (in python)

Lessons

- $-4x << 100x \rightarrow SIMDize low-level libraries (e.g., fonts)$
- motifs: low latency tree ops, vectors, pixel blending
- attribute grammars helped

Next steps

- tune tasks, SIMD kernels, bigger scope of model
- implications for concurrent scripts using layout?



(questions?)