Skip to content

Conversation

@GregAC
Copy link
Contributor

@GregAC GregAC commented Jun 21, 2023

This helps hit more coverage more reliably in particular for the priv_mode_irq_cross cross coverage.

A better fix would adjust riscv_mem_intg_error_test to utilize U mode more but it's a quick test for run so this suffices for now.

This helps hit more coverage more reliably in particular for the
priv_mode_irq_cross cross coverage.

A better fix would adjust riscv_mem_intg_error_test to utilize U mode
more but it's a quick test for run so this suffices for now.
@GregAC GregAC added this pull request to the merge queue Jun 22, 2023
Merged via the queue into lowRISC:master with commit 4fe6d89 Jun 22, 2023
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants