

Power Domain	Voltage (V)	Pin NAME	Default Direction	Default PU/PD	Default mode	Mode 0	Mode 1	Mode 2	Mode 3	Mode 4	Mode 5	Mode 6	Mode 7	Mode 8	Mode 9
General purpose I/O	interface														
DD33	2.8	GPIO_0	IN	PD	GPIO0	GPIO0	EINT0	XP	URXD3	CMCSD2	CMCSK	EDIDO	JTDI	BTJTDI	FMJTDI
/DD33	2.8	GPIO_1	IN	PD	GPIO1	GPIO1	EINT1	XM	UTXD3	UART1_CTS (In)	CMMCLK	EDIDI	JTMS	BTJTMS	FMJTMS
/DD33	2.8	GPIO_2	IN	PD	GPIO2	GPIO2	EINT2	YP	GPSFSYNC	PWM0(2.8v)	CMCSD0	EDIWS	JTRSTB	BTJTRSTB	FMJTRSTB
/DD33	2.8	GPIO_3	IN	PD	GPIO3	GPIO3	MCINS	YM		PWM1(2.8v)	CMCSD1	EDICK	JTDO	BTJTDO	FMJTDO
/DD33	2.8	GPIO_4 (2502D) External SF, SFSWP (2502A)	IN	PD	GPIO4	GPIO4	EINT3			UART1_RTS (Out)					
VDD33	2.8	GPIO_5 (2502D) External SF, SFSIN (2502A)	OUT	LOW	GPIO5	GPIO5	EINT4		BPI_BUS3						
VDD33	2.8	GPIO_6 (2502D) External SF, SFSCS0 (2502A)	OUT	LOW	GPIO6	GPIO6	EINT5	MCINS	BPI_BUS4						
VDD33	2.8	GPIO_7 (2502D) External SF, SFSOUT (2502A)	OUT	LOW	GPIO7	GPIO7	EINT6		BPI_BUS5						
VDD33	2.8	GPIO_8 (2502D) External SF, SFSCK (2502A)	IN	PD	GPIO8	GPIO8	EINT7	SCL28 (0.75v)							
VDD33	2.8	GPIO_9 (2502D) External SF, SFSHOLD (2502A)	IN	PD	GPIO9	GPIO9	EINT8	SDA28 (0.75v)							
General purpose I/O	interface					_							_		
VDD33	2.8	URXD1	IN	PU	URXD1	GPIO10	URXD1	CMRST	EINT9	MCINS					
VDD33	2.8	UTXD1	OUT	HIGH	UTXD1	GPIO11	UTXD1	CIVIPDIN	EINT10						
Keypad interface															
VDD33	2.8	KCOL4	IN	PU	GPIO12	GPIO12	KCOL4	URXD2	EDIDI	FMJTDI	JTDI	BTJTDI			
/DD33	2.8	KCOL3	IN	PU	GPIO13	GPIO13	KCOL3	EINT11	PWM0(2.8v)	FMJTMS	JTMS	BTJTMS			+
/DD33	2.8 2.8	KCOL2 KCOL1	IN IN	PU PU	GPIO14 GPIO15	GPIO14 GPIO15	KCOL2 KCOL1	EINT12 GPSFSYNC	UART1_RTS (Out UART1_CTS (In)	FMJTCK	JTCK	ВТЈТСК			+
/DD33	2.0		IIN	PU	GPIO15	GPIO 15	KCOLI	GPSFSTNC	UARTI_CTS (III)	FINIDION	JICK	DIJICK			+
VDD33	2.8	KCOL0 (USBDL) 0 : USB download mode 1 : Normal bootup mode	IN	PU	GPIO16	GPIO16	KCOL0								
VDD33	2.8	KROW4	IN	PD	GPIO17	GPIO17	KROW4	UTXD2	EDICK						
VDD33	2.8	KROW3	IN	PD	GPIO18	GPIO18	KROW3	EINT13	CLKO0	FMJTRSTB	JTRSTB	BTJTRSTB			
VDD33	2.8	KROW2	IN	PD	GPIO19	GPIO19	KROW2	PWM1(2.8v)	EDIWS	FMJTDO	JTDO	BTJTDO			
VDD33	2.8	KROW1	IN	PD	GPIO20	GPIO20	KROW1	EINT14	EDIDO	BT_PRI(5931) (2.8	JTRTCK	BTDBGACKN		+	+
VDD33	2.8	KROW0	IN	PD	GPIO21	GPIO21	KROW0		25.50	D1_1 (10001) (2.0	MCINS	BTDBGIN			+
RF control circuitro	-														
VDD33	2.8	BPI_BUS2 Design output low (JTAG trap) 00: X (BPI_BUS1 , BPI_BUS2 ) 01: KEYPAD (BPI_BUS1 , BPI_BUS2) 11:CAM (BPI_BUS1 , BPI_BUS2 )	IN (reset) OUT (default)	PD(reset) LOW (default)	BPI_BUS2	GPIO22	BPI_BUS2								
VDD33	2.8	BPI_BUS1 Design output low (JTAG trap) 00: X (BPI_BUS1 , BPI_BUS2 ) 01: KEYPAD (BPI_BUS1 , BPI_BUS2) 11:CAM (BPI_BUS1 , BPI_BUS2 )	IN (reset) OUT (default)	PD(reset) LOW (default)	BPI_BUS1	GPIO23	BPI_BUS1								
VDD33	2.8	BPI_BUS0 Design output low	OUT	LOW	BPI_BUS0	GPIO24	BPI_BUS0								
Camera serial interfa		Loupor	1 , 1		Lopioos	Lopioos	louino=	Longer	lou wou	In the	EMITO	LITOL			
VDD33	2.8	CMRST	IN (react)	PD Y (reset)	GPIO25	GPIO25	CMRST	LSRSTB	CLKO1	EINT15	FMJTDI	JTDI		+	+
/DD33	2.8	CMPDN	IN (reset) OUT (default)	X (reset) HIGH (default)	GPIO26	GPIO26	CMPDN	LSCK1	DAICLK (2.8v)	SPI_CK	FMJTMS	JTMS			
/DD33	2.8	CMCSD0	IN	PU	GPIO27	GPIO27	CMCSD0	LSCE_B1	DAIPCMOUT (2.8v)	SPI_SCK	FMJTCK	JTCK		MC2CM (2.8v)	
/DD33	2.8	CMCSD1	IN IN	PD	GPIO28	GPIO28	CMCSD1	LSDA1	DAISYNG (2.8v)	_	FMJTRSTB	JTRSTB		MC2CK (2.8v)	
/DD33 /DD33	2.8 2.8	CMMCLK CMCSK	IN IN	PD PD	GPIO29 GPIO30	GPIO29 GPIO30	CMMCLK CMCSK	LSA0DA1 LPTE	DAISYNC (2.8v) CMCSD2	SPI_MISO EINT16	FMJTDO	JTDO JTRTCK		MC2DA0 (2.8v)	4
MS/SD card interface		OWOOK	IIN	Fυ	GF 1030	GF 1030	CIVICON	[LF 16	CIVICODZ	LIIVI 10		JINTON		1	
/DD_MSDC1(3.3V)	1.8/2.8/3/3.3 (def: 3.3)	MCCK	IN	PD	GPIO31	GPIO31	мсск			URXD2	T T		I	T	
/DD_MSDC1(3.3V)	1.8/2.8/3/3.3 (def: 3.3)		IN	PD	GPIO32	GPIO32	MCCM0			UTXD2	1			1	1
VDD_MSDC1(3.3V)	1.8/2.8/3/3.3 (def: 3.3)		IN	PD	GPIO33	GPIO33	MCDA0			DAISYNC (1.8v)				1	
/DD_MSDC1(3.3V)	1.8/2.8/3/3.3 (def: 3.3)		IN	PD	GPIO34	GPIO34	MCDA1	EINT17		DAIPCMIN(1.8v)					
VDD_MSDC1(3.3V)	1.8/2.8/3/3.3 (def: 3.3)		IN	PD	GPIO35	GPIO35	MCDA2	EINT18		DAICLK(1.8v)					
VDD_MSDC1(3.3V)			IN	PD	GPIO36	GPIO36	MCDA3	EINT19	CLKO2	DAIPCMOUT (1.8v)					1

© 2014 MediaTek Inc.



					1	T	_		1						
ower Domain	Voltage (V)	Pin NAME	Default Direction	Default PU/PD	Default mode	Mode 0	Mode 1	Mode 2	Mode 3	Mode 4	Mode 5	Mode 6	Mode 7	Mode 8	Mode
/I card interface	_														
VDD33_SIM1	1.8/3.0 (def: 1.8)	SIM1_SIO	IN	PD	GPIO37	GPIO37	SIM1_SIO								
VDD33_SIM1	1.8/3.0 (def: 1.8)	SIM1_SRST	IN	PD	GPIO38	GPIO38	SIM1_SRST								
VDD33_SIM1	1.8/3.0 (def: 1.8)	SIM1_SCLK	IN	PD	GPIO39	GPIO39	SIM1_SCLK								
VDD33_SIM2	1.8/3.0 (def: 1.8)	SIM2_SIO	IN	PD	GPIO40	GPIO40	SIM2_SIO		UART2_RTS (Out)						
VDD33_SIM2	1.8/3.0 (def: 1.8)	SIM2_SRST	IN	PD	GPIO41	GPIO41	SIM2_SRST	CLKO3		SCL18					
VDD33_SIM2	1.8/3.0 (def: 1.8)	SIM2_SCLK	IN	PD	GPIO42	GPIO42	SIM2_SCLK	LSCE1B		SDA18					
2C interface						•			•						
DD33	2.8	SCL28	IN	PD	GPIO43	GPIO43	SCL28	SCL18							
DD33	2.8	SDA28	IN	PD	GPIO44	GPIO44	SDA28	SDA18							
CM serial interface	e														
		LSRSTB													1
(DD EN!)	4.0	(Testmode Trapping:		55	001045	001045	LODOTO		OMBOT						
DD_EMI	1.8	0: normal_mode	IN	PD	GPIO45	GPIO45	LSRSTB		CMRST						
		1: test mode)													
DD_EMI	1.8	LSCE_B	OUT	HIGH	LSCE_B	GPIO46	LSCE_B0	EINT20	CMCSD0	CLKO4					†
DD_CIVII	1.0		001	шоп	L30L_D	GF 1040	LUCL_BU	LIINIZU	OIVIOODU	OLINO4					
		LSCK (test Trapping:													
/DD_EMI	1.8	0: normal mode	IN	PD	GPIO47	GPIO47	LSCK0		CMPDN	1			ĺ		
		1: test mode)									ļ			ļ	
/DD_EMI	1.8	LSDA	IN	PD	GPIO48	GPIO48	LSDA0	EINT21	CMCSD1	WIFITOBT					
															+
/DD_EMI	1.8	LSA0(Trapping: SF voltage , 0:1.8V 1:3.0V)	IN	PD	GPIO49	GPIO49	LSA0DA0	LSCE1B	CMMCLK						
DD_EMI	1.8	LPTE	IN	PD	GPIO50	GPIO50	LPTE	EINT22	CMCSK	CMCSD2	<u> </u>	MCINS	<u> </u>	<u> </u>	CLKO5
System						T	T -	T	_	T	_	T	_	_	
/DD_EMI	1.8	RESETB			RESETB	GPIO51	RESETB								
PIO in RF	1				•	•			1	•	•	•	•	•	
RF	2.8	EINT	IN	PD	AGPI52	AGPI52		EINT23							
/RF	2.8	SRCLKENAI	IN	PD	AGPI53	AGPI53	SRCLKENAI	EINT24							
		GPIO_10 (Beware it is different from													1
'RF	2.8	GPIO10)	IN	PD	AGPIO54	AGPIO54									
/RF	2.8	GPIO_11 (Beware it is different from	IN	PD	AGPIO55	AGPIO55									
		GPIO11)													
M		T				•			1	•	•	•	•	•	
		FM_ANT_P													
luetooth															4
		BT_LNA													
G RF															
		RXHB_P													
		RXLB_P													
		TXO_HB													
		TXO_LB													
		FREF1													1
		XTAL1												1	<b>†</b>
	1	XTAL2												<u> </u>	<b>†</b>
		EXT_CLK_SEL													+
SB														<u> </u>	
		XIN			<u> </u>	1				1	I	1	1	1	T
	+	XOUT													-
															-
		RTC_XOSC32_ENB													
SB		110014													
		USB11_DM USB11_DP												ļ	
		ILICOMA DD												Ī.	

© 2014 MediaTek Inc.



ower Domain	Voltage (V)	Pin NAME	Default Direction	Default PU/PD	Default mode	Mode 0	Mode 1	Mode 2	Mode 3	Mode 4	Mode 5	Mode 6	Mode 7	Mode 8	Mode 9
nalog baseband															
		HPR													
		HPL													1
		HSP													+
		HSN													1
		AU_VIN0_P													1
		AU_VIN0_N													<b>†</b>
		AU_VIN1_P													<u> </u>
		AU_VIN1_N													
		AUX_IN4	IN	PD	AGPIO57	AGPIO57									<del>                                     </del>
		SPK_OUTP													+
		SPK_OUTN													+
		APC		<del></del>											+
		AU_MICBIAS0													+
		ACCDET													+
war managamant i	i4	NOODET													
wer management	unit	VA			l e	I	T		I	T	I	1			
		VCAMA													+
		VIBR													
		VIO18							-						
		VIO28													1
		VMC													1
		VRF													
		VRTC													
		VSIM1													
		VSIM2													
		VUSB													
		VCORE													
		VREF													1
		DRV													†
		BATON													<u> </u>
		ISENSE													
		CHR_LDO		<u></u>											+
		VCDT		<u></u>						1					+
		ISINK0													+
		KPLED													+
		PWRKEY													+
		TESTMODE													<u></u>
alog power		T				•	1		•	•			•		
		AVDD25_V2P5													
		AVDD_SPK													
		AVDD15_BTRF													
		VBAT_DIGITAL													
		VBAT_VA													
		BATSNS													
jital power															
]		DVDD28_SF													
		VDDK				-			<b>!</b>						+

© 2014 MediaTek Inc.