Skip to content
View mayuresh-09-debug's full-sized avatar
  • Joined May 21, 2026

Block or report mayuresh-09-debug

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. 16-bit_CPU 16-bit_CPU Public

    A complete 16-bit low-power processor core designed and verified in Verilog using Xilinx Vivado. Features an ALU, custom Control Unit instruction decoder, Program Counter, and a Register File with …

    Verilog

  2. UVM-Style-Python-Verification-Script UVM-Style-Python-Verification-Script Public

    Python