Skip to content

mfkiwl/Computer-Processor-threads

 
 

About

Created and simulated a multi-thread, multi-cycle, pipelined processor using Verilog/Assembly, ran on an FPGA chip.

Stars

Watchers

Forks

Releases

No releases published

Packages

 
 
 

Contributors

Languages

  • VHDL 79.9%
  • Verilog 12.7%
  • C++ 2.6%
  • HTML 2.3%
  • Assembly 1.8%
  • Stata 0.5%
  • Other 0.2%