Skip to content

mfkiwl/mr1

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

136 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

MR1

A hobby RISC-V CPU core to learn riscv-formal and SpinalHDL.

See my write-up here: A Bug Free RISC-V Core without Simulation.

While this core works and has passed the riscv-formal test suite, it's not nearly as good as the VexRiscv core, which is smaller, synthesizes with higher clocks, and has better IPC even in slow configurations.

Packages

 
 
 

Contributors

Languages

  • Scala 53.9%
  • Verilog 37.0%
  • Makefile 4.0%
  • Ruby 3.5%
  • C 0.7%
  • Wolfram Language 0.6%
  • Other 0.3%