Release 0.2.2
What's Changed
- Add MSR_IA32_MPERF and MSR_IA32_APERF to allowed MSRs by @DevTechProfile in #44
- RyzenSMU: Add Z2 Extreme to StrixPoint models by @irusanov in #41
- AMD: Add CSTATE MSR and allow write to more registers by @irusanov in #45
New Contributors
- @DevTechProfile made their first contribution in #44
Full Changelog: 0.2.1...0.2.2