IEEE.org | IEEE Xplore Digital Library | IEEE Standards | IEEE Spectrum | More Sites

Cart (0) | Create Account | Sign In



For Institutional Users: Institutional Sign In Athens/Shibboleth



Browse Journals & Magazines > Solid-State Circuits, IEEE Jou ...


Solid-State Circuits, IEEE Journal of




Popular Early Access Current Issue Past Issues About Journal Submit Your Manuscript

Popular Articles (March 2014)

Includes the top 25 most frequently downloaded documents for this publication according to the most recent monthly usage statistics.



	8. A 2.4-GHz CMOS Power Amplifier With an Integrated Antenna Impedance Mismatch Correction System Youngchang Yoon; Hyoungsoo Kim; Hyungwook Kim; Kun-Seok Lee; Chang-Ho Lee; Kenney, J.S.	fin final state of the state of
	9. A 15-MHz Bandwidth 1-0 MASH ∑∆ ADC With Nonlinear Memory Error Calibration Achieving 85-dBc SFDR Seung-Chul Lee; Yun Chiu ○ PDF (2299 KB) □ HTML	
	10. A 14b 80 MS/s SAR ADC With 73.6 dB SNDR in 65 nm CMOS Kapusta, R.; Junhua Shen; Decker, S.; Hongxing Li; Ibaragi, E.; Haiyang Zhu PDF (1610 KB) HTML	fi i
0	11. Co-Design of a CMOS Rectifier and Small Loop Antenna for Highly Sensitive RF Energy Harvesters Stoopman, M.; Keyrouz, S.; Visser, H.J.; Philips, K.; Serdijn, W.A.	î
	12. MOS operational amplifier design-a tutorial overview Gray, P.R.; Meyer, R.G. O PDF (1520 KB)	î
	13. A Power-Scalable DCO for Multi-Standard GSM/WCDMA Frequency Synthesizers Liscidini, A.; Fanori, L.; Andreani, P.; Castello, R. © PDF (2385 KB)	
	14. A Compact, Low-Power and Low-Jitter Dual-Loop Injection Locked PLL Using All-Digital PVT Calibration Musa, A.; Wei Deng; Siriburanon, T.; Miyahara, M.; Okada, K.; Matsuzawa, A. © PDF (2265 KB) HTML	final control of the
	15. A Reference-Less Clock and Data Recovery Circuit Using Phase-Rotating Phase-Locked Loop Guanghua Shu; Saxena, S.; Woo-Seok Choi; Talegaonkar, M.; Inti, R.; Elshazly, A.; Young, B.; Hanumolu, P.K.	<u> </u>
	16. A 12-bit 40 nm DAC Achieving SFDR > 70 dB at 1.6 GS/s and IMD < -61dB at 2.8 GS/s With DEMDRZ Technique Wei-Te Lin; Hung-Yi Huang; Tai-Haur Kuo	<u> </u>
	17. A 56.4-to-63.4 GHz Multi-Rate All-Digital Fractional-N PLL for FMCW Radar Applications in 65-nm CMOS Wu, W.; Staszewski, R.B.; Long, J.R.	6
	18. A 6-bit, 1-GS/s, 9.9-mW, Interpolated Subranging ADC in 65-nm CMOS Danjo, T.; Yoshioka, M.; Isogai, M.; Hoshino, M.; Tsukamoto, S. O PDF (3007 KB) HTML	final control of the



Aims & Scope Meet Our Editors Further Links

The IEEE Journal of Solid-State
Circuits publishes papers each month
in the broad area of solid-state circuits
with particular emphasis on transistorlevel design of integrated circuits.

Editor-in-Chief Michael Flynn University of Michigan

Sign In | Create Account

Change Username/Password
Update Address

Purchase Details

Payment Options

Order History

Profile Information

Communications Preferences

Profession and Education

Need Help?
US & Canada: +1 800 678 4333
Worldwide: +1 732 981 0060

4/16/2014

Access Purchased Documents

Technical Interests

Contact & Support

About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology. © Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.