

Solid-State Circuits, IEEE Journal of



Popular

Early Access

Current Issue

Past Issues

About Journal

Submit Your Manuscript

Popular Articles (November 2014)


Includes the top 50 most frequently downloaded documents for this publication according to the most recent monthly usage statistics.

Sponsor



VIEW NOW >>

Over
600
Multiphysics
Simulation
Projects



COMSOL

Select All Results

1. A 1 GS/s 10b 18.9 mW Time-Interleaved SAR ADC With Background Timing Skew Calibration

Sunghyuk Lee ; Chandrakasan, A.P. ; Hae-Seung Lee

Page(s): 2846 - 2856

| | Quick Abstract | PDF (2481 KB) | HTML
2. Sampling Circuits That Break the kT/C Thermal Noise Limit

Kapusta, R. ; Haiyang Zhu ; Lyden, C.

Page(s): 1694 - 1701

| | Quick Abstract | PDF (1279 KB) | HTML
3. Channel Selection at RF Using Miller Bandpass Filters

Joung Won Park ; Razavi, B.

Page(s): 3063 - 3078

| | Quick Abstract | PDF (3472 KB) | HTML
4. Class E-A new class of high-efficiency tuned single-ended switching power amplifiers

Sokal, N.O. ; Sokal, A.D.

Page(s): 168 - 176

| | Quick Abstract | PDF (1648 KB)
5. Integrated Class-D Audio Amplifier With 95% Efficiency and 105 dB SNR

Xicheng Jiang ; Jungwoo Song ; Cheung, D. ; Minsheng Wang ; Arunachalam, S.K.

Page(s): 2387 - 2396

| | Quick Abstract | PDF (2390 KB) | HTML
6. All-MOS charge redistribution analog-to-digital conversion techniques. I

McCreary, J.L. ; Gray, P.R.

Page(s): 371 - 379

 |  |  Quick Abstract | PDF (993 KB)

7. MOS operational amplifier design-a tutorial overview



Gray, P.R. ; Meyer, R.G.

Page(s): 969 - 982



 |  |  Quick Abstract | PDF (1520 KB)

8. A 14 Bit 1 GS/s RF Sampling Pipelined ADC With Background Calibration



Ali, A.M.A. ; Dinc, H. ; Bhoraskar, P. ; Dillon, C. ; Puckett, S. ; Gray, B. ; Speir, C. ; Lanford, J. ; Brunsilus, J. ; Derounian, P.R. ; Jeffries, B. ; Mehta, U. ; McShea, M. ; Stop, R.

Page(s): 2857 - 2867

 |  |  Quick Abstract | PDF (2432 KB) |  HTML

9. A 32 Gb/s Backplane Transceiver With On-Chip AC-Coupling and Low Latency CDR in 32 nm SOI CMOS Technology



Gangasani, G.R. ; Chun-Ming Hsu ; Bulzacchelli, J.F. ; Beukema, T. ; Kelly, W. ; Xu, H.H. ; Freitas, D. ; Prati, A. ; Gardellini, D. ; Reutemann, R. ; Cervelli, G. ; Hertle, J. ; Baecher, M. ; Garlett, J. ; Francese, P.-A. ; Ewen, J.F. ; Hanson, D. ; Storaska, D.W. ; Meghelli, M.

Page(s): 2474 - 2489


 |  |  Quick Abstract | PDF (3963 KB) |  HTML

10. A 6 bit 10 GS/s TI-SAR ADC With Low-Overhead Embedded FFE/DFE Equalization for Wireline Receiver Applications



Tabasy, E.Z. ; Shafik, A. ; Keytaek Lee ; Hoyos, S. ; Palermo, S.

Page(s): 2560 - 2574

 |  |  Quick Abstract | PDF (4279 KB) |  HTML

11. A 1.5 mW 68 dB SNDR 80 Ms/s 2 \times Interleaved Pipelined SAR ADC in 28 nm CMOS



van der Goes, F. ; Ward, C.M. ; Astgimath, S. ; Han Yan ; Riley, J. ; Zeng Zeng ; Mulder, J. ; Sijia Wang ; Bult, K.

Page(s): 2835 - 2845


 |  |  Quick Abstract | PDF (1971 KB) |  HTML

12. A 10 bit SAR ADC With Data-Dependent Energy Reduction Using LSB-First Successive Approximation



Yaul, F.M. ; Chandrakasan, A.P.

Page(s): 2825 - 2834



 |  |  Quick Abstract | PDF (1881 KB) |  HTML





























13. A LDO Regulator With Weighted Current Feedback Technique for 0.47 nF–10 nF Capacitive Load




Xiao Liang Tan ; Sau Siong Chong ; Pak Kwong Chan ; Dasgupta, U.

Page(s): 2658 - 2672

 |  |  Quick Abstract | PDF (4027 KB) |  HTML





<ul style="list-style-type: none"> 14. A 13.56 MHz 40 mW CMOS High-Efficiency Inductive Link Power Supply Utilizing On-Chip Delay-Compensated Voltage Doubler Rectifier and Multiple LDOs for Implantable Medical Devices 	<p>Chung-Yu Wu ; Xin-Hong Qian ; Ming-Seng Cheng ; Yu-An Liang ; Wei-Ming Chen</p> <p>Page(s): 2397 - 2407</p> <p>    Quick Abstract PDF (2775 KB) HTML </p>	
<ul style="list-style-type: none"> 15. A Fully Integrated SAR ADC Using Digital Correction Technique for Triple-Mode Mobile Transceiver 	<p>Nakane, H. ; Ujiie, R. ; Oshima, T. ; Yamamoto, T. ; Kimura, K. ; Okuda, Y. ; Tsuiji, K. ; Matsuura, T.</p> <p>Page(s): 2503 - 2514</p> <p>    Quick Abstract PDF (2654 KB) HTML </p>	
<ul style="list-style-type: none"> 16. Low Power Design Techniques for Single-Bit Audio Continuous-Time Delta Sigma ADCs Using FIR Feedback 	<p>Sukumaran, A. ; Pavan, S.</p> <p>Page(s): 2515 - 2525</p> <p>    Quick Abstract PDF (2259 KB) HTML </p>	
<ul style="list-style-type: none"> 17. A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure 	<p>Chun-Cheng Liu ; Soon-Jyh Chang ; Guan-Ying Huang ; Ying-Zu Lin</p> <p>Page(s): 731 - 740</p> <p>    Quick Abstract PDF (1463 KB) HTML </p>	
<ul style="list-style-type: none"> 18. All-MOS charge-redistribution analog-to-digital conversion techniques. II 	<p>Suarez, Ricardo E. ; Gray, P.R. ; Hodges, D.</p> <p>Page(s): 379 - 385</p> <p>    Quick Abstract PDF (887 KB) </p>	
<ul style="list-style-type: none"> 19. A 28 Gb/s 560 mW Multi-Standard SerDes With Single-Stage Analog Front-End and 14-Tap Decision Feedback Equalizer in 28 nm CMOS 	<p>Kimura, H. ; Aziz, P.M. ; Tai Jing ; Sinha, A. ; Kotagiri, S.P. ; Narayan, R. ; Hairong Gao ; Ping Jing ; Hom, G. ; Anshi Liang ; Zhang, E. ; Kaddol, A. ; Kothari, R. ; Chan, G. ; Yehui Sun ; Ge, B. ; Zeng, J. ; Ling, K. ; Wang, M.C. ; Malipatil, A. ; Lijun Li ; Abel, C. ; Zhong, F.</p> <p>Page(s): 3091 - 3103</p> <p>   Quick Abstract PDF (3299 KB) HTML </p>	
<ul style="list-style-type: none"> 20. An RF-to-BB-Current-Reuse Wideband Receiver With Parallel N-Path Active/Passive Mixers and a Single-MOS Pole-Zero LPF 	<p>Fujian Lin ; Pui-In Mak ; Martins, R.P.</p> <p>Page(s): 2547 - 2559</p> <p>    Quick Abstract PDF (3272 KB) HTML </p>	
<ul style="list-style-type: none"> 21. Matching properties of MOS transistors 	<p>Pelgrom, M.J.M. ; Duinmaijer, Aad C.J. ; Welbers, A.P.G.</p> <p>Page(s): 1433 - 1439</p>	

 |  |  Quick Abstract | PDF (912 KB)

□ **22. A 0.6 V Input CCM/DCM Operating Digital Buck Converter in 40 nm CMOS**



Xin Zhang ; Po-Hung Chen ; Okuma, Y. ; Ishida, K. ; Ryu, Y. ; Watanabe, K. ; Sakurai, T. ; Takamiya, M.
Page(s): 2377 - 2386

 |  |  Quick Abstract | PDF (2260 KB) |  HTML

□ **23. A low-power low-noise CMOS amplifier for neural recording applications**



Harrison, R.R. ; Charles, C.
Page(s): 958 - 965

 |  |  Quick Abstract | PDF (661 KB)

□ **24. Dynamic CMOS amplifiers**





Hosticka, Bedrich J.
Page(s): 881 - 886

 |  |  Quick Abstract | PDF (1280 KB)

□ **25. A Continuous-Time 0–3 MASH ADC Achieving 88 dB DR With 53 MHz BW in 28 nm CMOS**



Yunzhi Dong ; Yang, W. ; Schreier, R. ; Sheikholeslami, A. ; Korrapati, S.
Page(s): 2868 - 2877

 |  |  Quick Abstract | PDF (2557 KB) |  HTML

□ **26. Switched-Mode Operational Amplifiers and Their Application to Continuous-Time Filters in Nanoscale CMOS**



Vigraham, B. ; Kuppambatti, J. ; Kinget, P.R.
Page(s): 2758 - 2772

 |  |  Quick Abstract | PDF (3994 KB) |  HTML

□ **27. Switch-induced error voltage on a switched capacitor**



Sheu, B.J. ; Chenming Hu
Page(s): 519 - 525

 |  |  Quick Abstract | PDF (936 KB)

□ **28. A 15–22 Gbps Serial Link in 28 nm CMOS With Direct DFE**



Balan, V. ; Oluwole, O. ; Kodani, G. ; Zhong, C. ; Dadi, R. ; Amin, A. ; Ragab, A. ; Lee, M.-J.E.
Page(s): 3104 - 3115

 |  |  Quick Abstract | PDF (2731 KB) |  HTML

□ **29. Analysis and Design of a High-Order Discrete-Time Passive IIR Low-Pass Filter**



Tohidian, M. ; Madadi, I. ; Staszewski, R.B.
Page(s): 2575 - 2587

 |  Quick Abstract | PDF (3329 KB) |  HTML

□ **30. A Fractional-N Divider-Less Phase-Locked Loop With a Subsampling Phase Detector**



Wei-Sung Chang ; Po-Chun Huang ; Tai-Cheng Lee

- 31. **Low-Noise Active Cancellation of Transmitter Leakage and Transmitter Noise in Broadband Wireless Receivers for FDD/Co-Existence**



Jin Zhou ; Chakrabarti, A. ; Kinget, P.R. ; Krishnaswamy, H.
Page(s): 3046 - 3062

- 32. **Design Techniques for Continuous-Time $\Delta\Sigma$ Modulators With Embedded Active Filtering**



Rajan, R.S. ; Pavan, S.
Page(s): 2187 - 2198

- 33. **A CMOS bandgap reference circuit with sub-1-V operation**



Banba, H. ; Shiga, H. ; Umezawa, A. ; Miyaba, T. ; Tanzawa, T. ; Atsumi, S. ; Sakui, K.
Page(s): 670 - 674

- 34. **An Ultra-Low Power Fully Integrated Energy Harvester Based on Self-Oscillating Switched-Capacitor Voltage Doubler**



Wanyeong Jung ; Sechang Oh ; Suyoung Bang ; Yoonmyung Lee ; Zhiyong Foo ; Gyouho Kim ; Yiqun Zhang ; Sylvester, D. ; Blaauw, D.
Page(s): 2800 - 2811

- 35. **A 79 GHz Phase-Modulated 4 GHz-BW CW Radar Transmitter in 28 nm CMOS**



Giannini, V. ; Guermandi, D. ; Qixian Shi ; Medra, A. ; Van Thillo, W. ; Bourdoux, A. ; Wambacq, P.
Page(s): 2925 - 2937

- 36. **A Multiphase Buck Converter With a Rotating Phase-Shedding Scheme For Efficient Light-Load Control**



Youngkook Ahn ; Inho Jeon ; Jeongjin Roh
Page(s): 2673 - 2683

- 37. **A 69.5 mW 20 GS/s 6b Time-Interleaved ADC With Embedded Time-to-Digital Calibration in 32 nm CMOS SOI**



Chen, V.H.-C. ; Pileggi, L.
Page(s): 2891 - 2901

- 38. **An improved frequency compensation technique for CMOS operational amplifiers**



Ahuja, B.K.
Page(s): 629 - 633


 |  |  Quick Abstract | PDF (556 KB)

- 39. **A Fully-Integrated 71 nW CMOS Temperature Sensor for Low Power Wireless Sensor Nodes**



Seokhyeon Jeong ; Zhiyoong Foo ; Yoonmyung Lee ; Jae-Yoon Sim ; Blaauw, D. ; Sylvester, D.

Page(s): 1682 - 1693





 |  |  Quick Abstract | PDF (3396 KB) |  HTML

- 40. **Compressed Sensing Analog Front-End for Bio-Sensor Applications**



Gangopadhyay, D. ; Allstot, E.G. ; Dixon, A.M.R. ; Natarajan, K. ; Gupta, S. ; Allstot, D.J.

Page(s): 426 - 438

 |  |  Quick Abstract | PDF (3090 KB) |  HTML

- 41. **A 4–32 Gb/s Bidirectional Link With 3-Tap FFE/6-Tap DFE and Collaborative CDR in 22 nm CMOS**



Musah, T. ; Jaussi, J. ; Balamurugan, G. ; Hyvonen, S. ; Hsueh, T.-C. ; Keskin, G. ; Shekhar, S. ; Kennedy, J. ; Sen, S. ; Inti, R. ; Mansuri, M. ; Leddige, M. ; Horine, B. ; Roberts, C. ; Mooney, R. ; Casper, B.

Page(s): 3079 - 3090

 |  |  Quick Abstract | PDF (2784 KB) |  HTML

- 42. **A TDC-Free Mostly-Digital FDC-PLL Frequency Synthesizer With a 2.8–3.5 GHz DCO**



Venerus, C. ; Galton, I.

Page(s): 1 - 14

 |  |  Quick Abstract | PDF (2619 KB)

- 43. **Static-noise margin analysis of MOS SRAM cells**



Seevinck, E. ; List, F.J. ; Lohstroh, J.

Page(s): 748 - 754

 |  |  Quick Abstract | PDF (1080 KB)

- 44. **A 1.1 nW Energy-Harvesting System with 544 pW Quiescent Power for Next-Generation Implants**



Bandyopadhyay, S. ; Mercier, P.P. ; Lysaght, A.C. ; Stankovic, K.M. ; Chandrakasan, A.P.

Page(s): 2812 - 2824

 |  |  Quick Abstract | PDF (2803 KB) |  HTML

- 45. **An 8 Bit 4 GS/s 120 mW CMOS ADC**



Hegong Wei ; Peng Zhang ; Sahoo, B.D. ; Razavi, B.

Page(s): 1751 - 1761

 |  |  Quick Abstract | PDF (2611 KB) |  HTML

- 46. **A 16 Gb/s 3.7 mW/Gb/s 8-Tap DFE Receiver and Baud-Rate CDR With 31 kppm Tracking Bandwidth**



Francese, P.A. ; Toifl, T. ; Buchmann, P. ; Brändli, M. ; Menolfi, C. ; Kossel, M. ; Morf, T. ; Kull, L. ; Andersen, T.M.

Page(s): 2490 - 2502

 |  |  Quick Abstract | PDF (3167 KB) |  HTML

<div> <div></div> <div>47. A 0.2-mW CMOS $\Sigma\Delta$ modulator for speech coding with 80 dB dynamic range</div> <div>vanderZwan, E.J. ; Dijkmans, E.C.</div> <div>Page(s): 1873 - 1880</div> <div> Quick Abstract PDF (1128 KB) </div> </div>	
<div> <div></div> <div>48. A 2 GHz 130 mW Direct-Digital Frequency Synthesizer With a Nonlinear DAC in 55 nm CMOS</div> <div>Taegeun Yoo ; Hong Chang Yeoh ; Yun-Hwan Jung ; Seong-Jin Cho ; Yong Sin Kim ; Sung-Mo Kang ; Kwang-Hyun Baek</div> <div>Page(s): 2976 - 2989</div> <div> Quick Abstract PDF (3982 KB) HTML </div> </div>	
<div> <div></div> <div>49. A Fully Self-Contained Logarithmic Closed-Loop Deep Brain Stimulation SoC With Wireless Telemetry and Wireless Power Management</div> <div>Hyo-Gyuem Rhew ; Jaehun Jeong ; Fredenburg, J.A. ; Dodani, S. ; Patil, P.G. ; Flynn, M.P.</div> <div>Page(s): 2213 - 2227</div> <div> Quick Abstract PDF (4523 KB) HTML </div> </div>	
<div> <div></div> <div>50. A Compact, Low-Power and Low-Jitter Dual-Loop Injection Locked PLL Using All-Digital PVT Calibration</div> <div>Musa, A. ; Wei Deng ; Siriburanon, T. ; Miyahara, M. ; Okada, K. ; Matsuzawa, A.</div> <div>Page(s): 50 - 60</div> <div> Quick Abstract PDF (2265 KB) HTML </div> </div>	

Aims & Scope

The *IEEE Journal of Solid-State Circuits* publishes papers each month in the broad area of solid-state circuits with particular emphasis on transistor-level design of integrated circuits.

Meet Our Editors

Editor-in-Chief
Michael Flynn
University of Michigan

Further Links

