IEEE.org | IEEE *Xplore* Digital Library | IEEE Standards | IEEE Spectrum | More Sites

Cart (0) | Create Account | Sign In

IEEE *Xplore*®
DIGITAL LIBRARY

For Institutional Users:
Institutional Sign In
Athens/Shibboleth

◆IEEE

Browse Journals & Magazines > Solid-State Circuits, IEEE Jou ... ⊙

Solid-State Circuits, IEEE Journal of

| Popular | Early Access | Current Issue | Past Issues | About Journal | Submit Your Manuscript |

Popular Articles (March 2014)

Includes the top 25 most frequently downloaded documents for this publication according to the most recent monthly usage statistics.

☐ Select All Results

☐ **1. A 10-Bit 800-MHz 19-mW CMOS ADC**

Chiang, S.-H.W. ; Hyuk Sun ; Razavi, B.

🔒 | © | PDF (3221 KB) | | HTML

☐ **2. External Capacitor-Less Low Drop-Out Regulator With 25 dB Superior Power Supply Rejection in the 0.4–4 MHz Range**

Chang-Joon Park ; Onabajo, M. ; Silva-Martinez, J.

🔒 | © | PDF (3523 KB) | | HTML

☐ **3. A CMOS 210-GHz Fundamental Transceiver With OOK Modulation**

Zheng Wang ; Pei-Yuan Chiang ; Nazari, P. ; Chun-Cheng Wang ; Zhiming Chen ; Heydari, P.

🔒 | © | PDF (3745 KB) | | HTML

☐ **4. A Switchable Digital–Analog Low-Dropout Regulator for Analog Dynamic Voltage Scaling Technique**

Wei-Chung Chen ; Su-Yi Ping ; Tzu-Chi Huang ; Yu-Huei Lee ; Ke-Horng Chen ; Chin-Long Wey

🔒 | © | PDF (2821 KB) | | HTML

☐ **5. Current Reference Pre-Charging Techniques for Low-Power Zero-Crossing Pipeline-SAR ADCs**

Kuppambatti, J. ; Kinget, P.R.

🔒 | © | PDF (2093 KB) | | HTML

☐ **6. Compressed Sensing Analog Front-End for Bio-Sensor Applications**

Gangopadhyay, D. ; Allstot, E.G. ; Dixon, A.M.R. ; Natarajan, K. ; Gupta, S. ; Allstot, D.J.

🔒 | © | PDF (3090 KB) | | HTML

☐ **7. An Intuitive Analysis of Phase Noise Fundamental Limits Suitable for Benchmarking LC Oscillators**

Garampazzi, M. ; Dal Toso, S. ; Liscidini, A. ; Manstretta, D. ; Mendez, P. ; Romano, L. ; Castello, R.

🔒 | © | PDF (2319 KB) | | HTML

Society Sponsor

SSCS
IEEE SOLID-STATE CIRCUITS SOCIETY

8. A 2.4-GHz CMOS Power Amplifier With an Integrated Antenna Impedance Mismatch Correction System

Youngchang Yoon ; Hyoungsoo Kim ; Hyungwook Kim ; Kun-Seok Lee ; Chang-Ho Lee ; Kenney, J.S.

| © | PDF (2854 KB) | | HTML

9. A 15-MHz Bandwidth 1-0 MASH $\sum\Delta$ ADC With Nonlinear Memory Error Calibration Achieving 85-dBc SFDR

Seung-Chul Lee ; Yun Chiu

| © | PDF (2299 KB) | | HTML

10. A 14b 80 MS/s SAR ADC With 73.6 dB SNDR in 65 nm CMOS

Kapusta, R. ; Junhua Shen ; Decker, S. ; Hongxing Li ; Ibaragi, E. ; Haiyang Zhu

| © | PDF (1610 KB) | | HTML

11. Co-Design of a CMOS Rectifier and Small Loop Antenna for Highly Sensitive RF Energy Harvesters

Stoopman, M. ; Keyrouz, S. ; Visser, H.J. ; Philips, K. ; Serdijn, W.A.

| © | PDF (2252 KB) | | HTML

12. MOS operational amplifier design-a tutorial overview

Gray, P.R. ; Meyer, R.G.

| © | PDF (1520 KB)

13. A Power-Scalable DCO for Multi-Standard GSM/WCDMA Frequency Synthesizers

Liscidini, A. ; Fanori, L. ; Andreani, P. ; Castello, R.

| © | PDF (2385 KB) | | HTML

14. A Compact, Low-Power and Low-Jitter Dual-Loop Injection Locked PLL Using All-Digital PVT Calibration

Musa, A. ; Wei Deng ; Siriburanon, T. ; Miyahara, M. ; Okada, K. ; Matsuzawa, A.

| © | PDF (2265 KB) | | HTML

15. A Reference-Less Clock and Data Recovery Circuit Using Phase-Rotating Phase-Locked Loop

Guanghua Shu ; Saxena, S. ; Woo-Seok Choi ; Talegaonkar, M. ; Inti, R. ; Elshazly, A. ; Young, B. ; Hanumolu, P.K.

| © | PDF (3156 KB) | | HTML

16. A 12-bit 40 nm DAC Achieving SFDR > 70 dB at 1.6 GS/s and IMD < −61dB at 2.8 GS/s With DEMDRZ Technique

Wei-Te Lin ; Hung-Yi Huang ; Tai-Haur Kuo

| © | PDF (3422 KB) | | HTML

17. A 56.4-to-63.4 GHz Multi-Rate All-Digital Fractional-N PLL for FMCW Radar Applications in 65-nm CMOS

Wu, W. ; Staszewski, R.B. ; Long, J.R.

| PDF (3518 KB)

18. A 6-bit, 1-GS/s, 9.9-mW, Interpolated Subranging ADC in 65-nm CMOS

Danjo, T. ; Yoshioka, M. ; Isogai, M. ; Hoshino, M. ; Tsukamoto, S.

| © | PDF (3007 KB) | | HTML

19. A 100–800 MHz 8-Path Polyphase Transmitter With Mixer Duty-Cycle Control Achieving < -40 dBc for ALL Harmonics

Subhan, S. ; Klumperink, E.A.M. ; Ghaffari, A. ; Wienk, G.J.M. ; Nauta, B.

| © | PDF (2806 KB) | | HTML

20. A Deterministic Digital Background Calibration Technique for VCO-Based ADCs

Sachin Rao ; Reddy, K. ; Young, B. ; Hanumolu, P.K.

| © | PDF (2627 KB) | | HTML

21. A Time-Based Pipelined ADC Using Both Voltage and Time Domain Information

Oh, T. ; Venkatram, H. ; Moon, U.-K.

| © | PDF (2438 KB) | | HTML

22. A Complete 256-Electrode Retinal Prosthesis Chip

Tran, N. ; Shun Bai ; Jiawei Yang ; Hosung Chun ; Kavehei, O. ; Yuanyuan Yang ; Muktamath, V. ; Ng, D. ; Meffin, H. ; Halpern, M. ; Skafidas, E.

| © | PDF (3681 KB) | | HTML

23. A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure

Chun-Cheng Liu ; Soon-Jyh Chang ; Guan-Ying Huang ; Ying-Zu Lin

| © | PDF (1463 KB) | | HTML

24. A CMOS Class-D Line Driver Employing a Phase-Locked Loop Based PWM Generator

Jingxue Lu ; Hyejeong Song ; Gharpurey, R.

| © | PDF (1661 KB) | | HTML

25. Mutual Pulling Between Two Oscillators

Mirzaei, A. ; Darabi, H.

| © | PDF (4336 KB) | | HTML

Aims & Scope   Meet Our Editors   Further Links

The *IEEE Journal of Solid-State Circuits* publishes papers each month in the broad area of solid-state circuits with particular emphasis on transistor-level design of integrated circuits.

Editor-in-Chief
Michael Flynn
University of Michigan

Access Purchased Documents   Technical Interests   Contact & Support

About IEEE *Xplore* | **Contact** | **Help** | **Terms of Use** | **Nondiscrimination Policy** | **Site Map** | **Privacy & Opting Out of Cookies**