

<sup>1</sup> These capacitances are strongly bias dependent. As you found in Problem Set #3, they have slightly different values for rising and falling output, but for the purposes of back-of-the-envelope calculations, this single number will do fine.

<sup>2</sup> In Problem Set #3, we calculated values for “unloaded” and “fully loaded” wires. These numbers reflect an “average” cap to use for estimation.

<sup>3</sup> The beta ratio for balanced rising and falling delays is two.

<sup>4</sup> In Problem Set #4, we went to a great deal of effort to calibrate  $m_n$  and  $m_p$  from simulation, but found that for the “fast” input in the stack, this number was very close to the “ideal” case, so we will just use these ideal numbers in our sizings.

Columbia University  
Department of Electrical Engineering  
EE E4321. Summary of “rules-of-thumb” for CMOS14TB

In Problem Sets #3 and #4, you calculated various “rule-of-thumb” parameters for our HP CMOS14TB technology. In the following table, we present the “blessed” value to be used in our back-of-the-envelope sizing and delay estimations.

Transistor cap	Capacitance per $\mu\text{m}$ of transistor W
gate	2 fF/ $\mu\text{m}$
ndiff <sup>1</sup>	0.7 fF/ $\mu\text{m}$
pdiff <sup>1</sup>	0.7 fF/ $\mu\text{m}$

Wire cap	Capacitance per unit length
poly (0.6 $\mu\text{m}$ wide)	0.2 fF/ $\mu\text{m}$
metal1 (0.9 $\mu\text{m}$ wide)	0.07 fF/ $\mu\text{m}^2$
metal2 (0.9 $\mu\text{m}$ wide)	0.07 fF/ $\mu\text{m}^2$
metal3 (1.5 $\mu\text{m}$ wide)	0.07 fF/ $\mu\text{m}^2$

FET type	Resistance
nfet	8 $k\Omega\mu\text{m}^3$
pfet	16 $k\Omega\mu\text{m}^3$

Stack height	$m_n$	$m_p$
2	2 <sup>4</sup>	2 <sup>4</sup>
3	3 <sup>4</sup>	3 <sup>4</sup>
4	4 <sup>4</sup>	4 <sup>4</sup>