Skip to content

Commit 8f89503

Browse files
Rollup merge of #150864 - fix-aarch64-platform-docs, r=jdonszelmann
The aarch64-unknown-none target requires NEON, so the docs were wrong. As discussed [on zulip](https://rust-lang.zulipchat.com/#narrow/channel/242906-t-compiler.2Farm/topic/aarch64-unknown-none.20platform.20docs/with/567045743), we think the docs for the aarch64-unknown-none target don't match the target spec.
2 parents ab854da + 025ac8f commit 8f89503

1 file changed

Lines changed: 4 additions & 3 deletions

File tree

src/doc/rustc/src/platform-support/aarch64-unknown-none.md

Lines changed: 4 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -29,14 +29,15 @@ You may prefer the `-softfloat` target when writing a kernel or interfacing with
2929
pre-compiled binaries that use the soft-float ABI.
3030

3131
When using the hardfloat targets, the minimum floating-point features assumed
32-
are those of the `fp-armv8`, which excludes NEON SIMD support. If your
32+
are [`FEAT_AdvSIMD`][feat-advsimd], which means NEON SIMD support. If your
3333
processor supports a different set of floating-point features than the default
34-
expectations of `fp-armv8`, then these should also be enabled or disabled as
35-
needed with `-C target-feature=(+/-)`. It is also possible to tell Rust (or
34+
expectations of `FEAT_AdvSIMD`, then these should also be enabled or disabled
35+
as needed with `-C target-feature=(+/-)`. It is also possible to tell Rust (or
3636
LLVM) that you have a specific model of Arm processor, using the
3737
[`-Ctarget-cpu`][target-cpu] option. Doing so may change the default set of
3838
target-features enabled.
3939

40+
[feat-advsimd]: https://developer.arm.com/documentation/109697/2025_12/Feature-descriptions/The-Armv8-0-architecture-extension?lang=en
4041
[target-cpu]: https://doc.rust-lang.org/rustc/codegen-options/index.html#target-cpu
4142
[target-feature]: https://doc.rust-lang.org/rustc/codegen-options/index.html#target-feature
4243

0 commit comments

Comments
 (0)