Skip to content

Latest commit

 

History

38 Commits

Folders and files

NameName
Last commit message
Last commit date
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

ECE241: Digital Systems

its not on me if you copy from this repo, plagiarism is a serious offense

Using the UG machines

  • ssh utorid@ugxxx.eecg.utoronto.ca, password is student number
  • On local computer: scp <FILENAME> utorid@ugxxx.eecg.utoronto.ca:<DIRECTORY> to move files around

Lab 2

  • To test files /cad2/ece241f/public/2/tester
  • To submit files /cad2/ece241f/public/submit 2 part2.v part3.v
  • To check submission status /cad2/ece241f/public/check_submission 2

Lab 3

  • To test files: /cad2/ece241f/public/3/tester
  • To submit files /cad2/ece241f/public/submit 3 part1.v part2.v part3.v
  • To check submission status /cad2/ece241f/public/check_submission 3

Lab 4

  • To test files: /cad2/ece241f/public/4/tester
  • To submit files /cad2/ece241f/public/submit 4 part2.v part3.v
  • To check submission status /cad2/ece241f/public/check_submission 4

Lab 5

  • To test files: /cad2/ece241f/public/5/tester
  • To submit files /cad2/ece241f/public/submit 5 part1.v part2.v part3.v
  • To check submission status /cad2/ece241f/public/check_submission 5

Lab 6

  • To test files: /cad2/ece241f/public/6/tester
  • To submit files /cad2/ece241f/public/submit 6 part1.v part2.v
  • To check submission status /cad2/ece241f/public/check_submission 6

Lab 7

  • To test files: /cad2/ece241f/public/7/tester
  • To submit files /cad2/ece241f/public/submit 7 part1.v part2.v
  • To check submission status /cad2/ece241f/public/check_submission 7

About

Programming labs in Verilog HDL, by Annie Wang and Samar Qureshi.

Resources

Stars

1 star

Watchers

1 watching

Forks

Releases

Packages

Used by

Contributors

Languages