



**EECS 270A- ANALOG IC DESIGN
FALL - 2022**

PROJECT FINAL REPORT

DONE BY:

SANGEETHA CHANDRAMOULI (STUDENT ID: 46595620)

TO

PROFESSOR: HAMIDREZA AGHASI

SUBMITTED ON:

DECEMBER 12, 2022



CONTENTS

1. Specifications
2. Approach
3. Simulation
4. Result



SPECIFICATIONS

Using the given 45 nm CMOS technology, design an amplifier (with more than one stage) that satisfies the listed requirements:

$$GBW > 230 * 10^9$$

$$R_{in} > 500 \text{ k}\Omega$$

$$R_{out} < 150 \text{ }\Omega$$

$$\text{DC Power Consumption} < 20 \text{ mW}$$

$$\text{Output Voltage Swing} > 2.9 \text{ V}_{pp}$$

$$V_{dd} < 3.6\text{V}$$

$$W_{min} = 5\mu\text{m}$$




DESIGN APPROACH

The project is designed using two-stage operational amplifier.
The simulation was done using Cadence Virtuoso.

Assumptions: $P = 17.5\text{mW}$; $V_{DD} = 3\text{V}$

$$I = P/V: 17.5 * 10^{-3} / 3 = 5.83\text{mA}$$

Assuming equal current distribution; $I_{\text{innerStage}} = I_{\text{outerStage}} = 5.83 * 10^{-3} / 2 = 2.91\text{mA}$



Design of M_5

Given: $I_D = 2.91 \text{ mA}$; $V_S = 0$; $L = 45 \text{ nm}$
Assume: $V_{OD} = 5\% V_{DD} = 0.15 \text{ V}$
 $\Rightarrow V_{G1} = V_S + V_{th} + V_{OD} = 0 + 0.6 + 0.15$
 $V_{G1} = 0.75 \text{ V}$


$I_D = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L} \right) (V_{OD})^2$
Substituting the values of I_D , $\mu_n C_{ox}$, L ,
obtained from calence, $w = 19.0 \mu \text{ M}$.

Design of M_0

Given: $V_{DD} = 3 \text{ V}$; $I_D = 2.91 \text{ mA}$; $V_S = 0$; $L = 45 \text{ nm}$
 $V_{D5} = 0.75 \text{ V}$
 $3 - 0.75 = 2.91 \times 10^{-3} \times R$
 $R = 790 \Omega$
We obtain $w = 18.0 \mu \text{ M}$



Design of M_2 :



Given: $I_D = 1.45 \text{ mA}$; $L = 45 \text{ nm}$

Assume: $V_S = 1.2 \text{ V}$; $V_{OD} = 66\% \cdot V_{DD} = 0.2$


$$V_G = V_S + V_{th} + 6.6\% \cdot V_{DD} (V_{OD})$$

$$= 1.2 + 0.6 + 0.2$$

$$V_G = 2 \text{ V}; \quad W = 5 \mu\text{M}$$

The design of transistor M_1 is similar to that of M_2 design.

Design of M_4 :



Given: $I_D = 1.45 \text{ mA}$; $L = 45 \text{ nm}$; $V_S = V_{DD}$

Assume: $V_{OD} = -0.4 \text{ V}$


$$V_G = V_S + V_{th} + V_{OD}$$

$$= 3 - 0.6 - 0.4$$

$$V_G = 2.0 \text{ V}; \quad W = 5.25 \mu\text{M}$$

The design of transistor M_3 is same as the design of M_4 .
 \therefore Allowable swing of inner stage = $3 - (\text{sum of } V_{OD4} + V_{OD2} + V_{OD5}) = 2.2 \text{ V}$

Design of M_6 :



Given: $I_D = 1.45 \text{ mA}$


Assume: $V_{DS} = 1.8 \text{ V}$

$$V_G = 2 \text{ V}$$

$$V_{GS} = V_{th} = 2 - 3 + 0.6 = -0.4 \text{ V}$$

$$V_{OD} = 0.4 \text{ V}; \quad W = 10 \mu\text{M}$$

Design of M_7 :



Assume: $V_{DS} = 1.2 \text{ V}$

$$V_{G1} = 0.75 \text{ V}; \quad V_{G1S} - V_{th} = 0.75 - 0.6 = 0.15 \text{ V}$$

$$V_{OD} = 0.2 \text{ V}; \quad W = 8 \mu\text{M}$$



$$\text{Allowable Swing} = 3 - 0.4 - 0.2 = 2.4V$$





The values of G_m , R_{out} and region of operation of each transistors obtained are as follows:

Transistor	G_m	R_{out}	Region
M0	6.75m	1.6k	2
M1	5.3m	2.2k	2
M2	5.3m	2.2k	2
M3	3.5m	2.4k	2
M4	3.5m	2.4k	2
M5	6.75m	1.6k	2
M6	6.84m	1.19k	2
M7	9.5m	798	2

* Region 2: Saturation



RESULTS

Gain


- The gain is calculated using the formula:

$$A_v = 2 * g_{m1} * (r_{o1} \parallel r_{o3}) * g_{m6} * (r_{o6} \parallel r_{o7}) \text{ (V/V)}$$

Substituting the values from table given in previous table, we get:

$$A_v = 8.94 \text{ V/V}$$


Obtained from simulation:



$$\text{Gain} = 8.91 \text{ V/V}$$



- Gain Bandwidth Product



The gain bandwidth product is found to $26 * 10^9\text{Hz}$



- **Output resistance: 478Ω**