



## EECS 270A- ANALOG IC DESIGN FALL - 2022

### PROJECT FINAL REPORT

**DONE BY:** 

SANGEETHA CHANDRAMOULI (STUDENT ID: 46595620)

TO

PROFESSOR: HAMIDREZA AGHASI

SUBMITTED ON: DECEMBER 12, 2022





## **CONTENTS**

- 1. Specifications
- 2. Approach
- 3. Simulation
- 4. Result



# **SPECIFICATIONS**

Using the given 45 nm CMOS technology, design an amplifier (with more than one stage) that satisfies the listed requirements:

$$GBW > 230 * 10^9$$

$$R_{in} > 500 \text{ k}\Omega$$

$$R_{out} < 150 \Omega$$

DC Power Consumption < 20 mW

Output Voltage Swing  $> 2.9 V_{pp}$ 

$$V_{dd} < 3.6V$$

$$W_{min} = 5\mu m$$



# **DESIGN APPROACH**


The project is designed using two-stage operational amplifier. The simulation was done using Cadence Virtuoso.

Assumptions: P = 17.5 mW;  $V_{DD} = 3 \text{V}$ 

 $I = P/V: 17.5 * 10^{-3}/3 = 5.83 \text{mA}$ 

Assuming equal current distribution;  $I_{innerStage} = I_{outerStage} = 5.83 * 10^{-3}/2 = 2.91 \text{mA}$ 









```
Design of M2:
                       Griven: I_D = 1.45 \text{ mA}; L = 45 \text{ nm}

Assume: V_S = 1.2 \text{ V}; V_{OD} = 664. \text{ VDD}

V_{G} = V_{S} + V_{HH} + 6.64. \text{ VDD} (V_{OD})
                             V_{G} = 2V_{3} W = 5uM
 The design of transistor M1 is similar to that of M2
 design .
                          TVD Given: I_D = 1.45 \text{mA}; L = 45 \text{nm}; V_S = V_{DD}

Assume: V_{OD} = -0.4V

V_G = V_{S+} V_{OV+} V_{HN}
= 3 - 0.6 - 0.4
V_G = 2.0V; W = 5.25 \text{ L}M
The design of transistor M3 is same as the design of M4.


Allowable swing of inner stage = 3 - (sum of VOD4 + VOD2+ VOD5)
Design of M6:
                              Given: Ip = 1.45mA

Assume: Vps = 1.8 V
    V_{G} = 2v
                VG3 - VA = 2-3+0.6= -0.4V
                         VOD = 0.4V , W= 10WM
 Design of My:
                       V_{G1} = 0.75 V; V_{G1}S - V_{H1} = 0.75 - 0.6
                                            Von = 0.2V; W=84
```





# **SIMULATION**







# The values of G<sub>m</sub>, R<sub>out</sub> and region of operation of each transistors obtained are as follows:

Transistor	G <sub>m</sub>	R <sub>out</sub>	Region
M0	6.75m	1.6k	2
M1	5.3m	2.2k	2
M2	5.3m	2.2k	2
M3	3.5m	2.4k	2
M4	3.5m	2.4k	2
M5	6.75m	1.6k	2
M6	6.84m	1.19k	2
M7	9.5m	798	2





## RESULTS

#### Gain


• The gain is calculated using the formula:

$$A_{v} = 2*g_{m1}*(r_{01} || r_{03})*g_{m6}*(r_{06} || r_{07}) (V/V)$$

Substituting the values from table given in previous table, we get:


$$A_{v} = 8.94V/V$$

### **Obtained from simulation:**





### • Gain Bandwidth Product



The gain bandwidth product is found to  $26 * 10^9$ Hz



• Output resistance:  $478\Omega$