


General Description

The FNK4421 combines advanced trench MOSFET technology with a low resistance package to provide extremely low $R_{DS(ON)}$. This device is ideal for load switch and battery protection applications.

Product Summary

V_{DS}	-20V
I_D (at $V_{GS}=-4.5V$)	-7A
$R_{DS(ON)}$ (at $V_{GS}=-4.5V$)	< 25mΩ
$R_{DS(ON)}$ =-2.5V)	< 35mΩ



Absolute Maximum Ratings $T_A=25^\circ C$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V_{DS}	-20	V
Gate-Source Voltage	V_{GS}	± 12	V
Continuous Drain Current	I_D	-7	A
$T_A=25^\circ C$		-5	
Pulsed Drain Current ^C	I_{DM}	-50	
Avalanche Current ^C	I_{AS}, I_{AR}	33	A
Avalanche energy $L=0.1mH$ ^C	E_{AS}, E_{AR}	54	mJ
Power Dissipation ^B	P_D	2	W
$T_A=25^\circ C$		1.3	
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 150	$^\circ C$

Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient ^A	$R_{\theta JA}$	48	62.5	$^\circ C/W$
$t \leq 10s$				
Maximum Junction-to-Ambient ^{A,D}	$R_{\theta JA}$	74	90	$^\circ C/W$
Steady-State				
Maximum Junction-to-Lead	$R_{\theta JL}$	32	40	$^\circ C/W$
Steady-State				

Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =-250μA, V _{GS} =0V	-20			V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =-20V, V _{GS} =0V T _J =55°C			-1 -5	μA
I _{GSS}	Gate-Body leakage current	V _{DS} =0V, V _{GS} =±12V			±100	nA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =-250μA	-0.4		-1.0	V
I _{D(ON)}	On state drain current	V _{GS} =-4.5V, V _{DS} =-5V	-40			A
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =-4.5V, I _D =-7A		17	25	mΩ
		V _{GS} =-2.5V, I _D =-6A		27	35	mΩ
g _{FS}	Forward Transconductance	V _{DS} =-5V, I _D =-7A		27		S
V _{SD}	Diode Forward Voltage	I _S =-1A, V _{GS} =0V		-0.7	-1	V
I _S	Maximum Body-Diode Continuous Current				-2.5	A
DYNAMIC PARAMETERS						
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =-15V, f=1MHz		2060	2600	pF
C _{oss}	Output Capacitance			370		pF
C _{rss}	Reverse Transfer Capacitance			295		pF
R _g	Gate resistance	V _{GS} =0V, V _{DS} =0V, f=1MHz	1.2	2.4	3.6	Ω
SWITCHING PARAMETERS						
Q _g	Total Gate Charge	V _{GS} =-10V, V _{DS} =-15V, I _D =-9A		30	39	nC
Q _{gs}	Gate Source Charge			4.6		nC
Q _{gd}	Gate Drain Charge			10		nC
t _{D(on)}	Turn-On DelayTime	V _{GS} =-10V, V _{DS} =-15V, R _L =1.67Ω, R _{GEN} =3Ω		11		ns
t _r	Turn-On Rise Time			9.4		ns
t _{D(off)}	Turn-Off DelayTime			24		ns
t _f	Turn-Off Fall Time			12		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =-9A, dI/dt=100A/μs		30	40	ns
Q _{rr}	Body Diode Reverse Recovery Charge	I _F =-9A, dI/dt=100A/μs		22		nC

A. The value of R_{θJA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25°C. The value in any given application depends on the user's specific board design.







B. The power dissipation P_D is based on T_{J(MAX)}=150°C, using ≤ 10s junction-to-ambient thermal resistance.






C. Repetitive rating, pulse width limited by junction temperature T_{J(MAX)}=150°C. Ratings are based on low frequency and duty cycles to keep initial T_J=25°C.

D. The R_{θJA} is the sum of the thermal impedance from junction to lead R_{θJL} and lead to ambient.



E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-ambient thermal impedance which is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, assuming a maximum junction temperature of T_{J(MAX)}=150°C. The SOA curve provides a single pulse rating.



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS

Figure 1: On-Region Characteristics (Note E)

Figure 2: Transfer Characteristics (Note E)

Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)

Figure 4: On-Resistance vs. Junction Temperature (Note E)

Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)

Figure 6: Body-Diode Characteristics (Note E)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS

Figure 7: Gate-Charge Characteristics

Figure 8: Capacitance Characteristics

Figure 10: Maximum Forward Biased Safe Operating Area (Note F)

Figure 11: Single Pulse Power Rating Junction-to-Ambient (Note F)

Figure 12: Normalized Maximum Transient Thermal Impedance (Note F)



Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms

