

FNK N-Channel Enhancement Mode Power MOSFET

Description


The FNK9928 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

General Features


- V_{DS} =20V,I_D =9A
 - $R_{DS(ON)}$ < 14m Ω @ V_{GS} =4.5V
 - $R_{DS(ON)}$ < 18m Ω @ V_{GS} =2.5V
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current

Application


- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply



Schematic diagram



Marking and pin Assignment



SOP-8 top view

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
9928	FNK9928	SOP-8	Ø330mm	12mm	2500 units

Absolute Maximum Ratings (T_A=25 ℃ unless otherwise noted)

Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	V _{DS}	20	V	
Gate-Source Voltage	V _{GS}	±10	V	
Drain Current-Continuous	I _D	9	Α	
Drain Current-Continuous(T _C =100 °C)	I _D (100℃)	3.8	Α	
Pulsed Drain Current	I _{DM}	36	Α	
Maximum Power Dissipation	P _D	1.25	W	
Operating Junction and Storage Temperature Range	T_{J}, T_{STG}	-55 To 150	℃	

Thermal Characteristic

Thermal Resistance, Junction-to-Ambient (Note 2)	$R_{ heta JA}$	100	°C/W

FNK-Semiconductor 1/7 Feb.2017.Rev.1.0



Electrical Characteristics (T_A=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit	
Off Characteristics			•				
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	20	22	-	V	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =20V,V _{GS} =0V	-	-	1	μΑ	
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±10V,V _{DS} =0V	-	-	±100	nA	
On Characteristics (Note 3)							
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$	0.5	0.7	1.2	V	
Drain-Source On-State Resistance	Б	V _{GS} =4.5V, I _D =6A	-	9.7	14	mΩ	
Dialii-Source Oil-State Resistance	R _{DS(ON)}	V_{GS} =2.5V, I_D =5A	- 12 18		18	11122	
Forward Transconductance	g FS	V _{DS} =5V,I _D =6A	20	-	-	S	
Dynamic Characteristics (Note4)			•	•			
Input Capacitance	C _{lss}	\\ 40\\\\ 0\\	-	640	-	PF	
Output Capacitance	C _{oss}	V_{DS} =10V, V_{GS} =0V, F=1.0MHz	-	140	-	PF	
Reverse Transfer Capacitance	C _{rss}	F=1.UIVITZ	-	80	-	PF	
Switching Characteristics (Note 4)			•				
Turn-on Delay Time	t _{d(on)}		-	8	-	nS	
Turn-on Rise Time	t _r	V_{DD} =10 V , I_D =1 A	-	9	-	nS	
Turn-Off Delay Time	t _{d(off)}	V_{GEN} =4.5 V , R_G =6 Ω	-	15	-	nS	
Turn-Off Fall Time	t _f		-	4	-	nS	
Total Gate Charge	Qg	\/ -10\/ -24	-	10	-	nC	
Gate-Source Charge	Q_{gs}	V_{DS} =10V, I_{D} =3A, V_{GS} =4.5V	-	1.5	-	nC	
Gate-Drain Charge	Q_{gd}	V _{GS} −4.3V	-	1.6	-	nC	
Drain-Source Diode Characteristics			•				
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V,I _S =1.7A	-	-	1.2	V	
Diode Forward Current (Note 2)	I _S		-	-	6	Α	

Notes:


- $\textbf{1.} \ \textbf{Repetitive Rating: Pulse width limited by maximum junction temperature}.$
- **2.** Surface Mounted on FR4 Board, $t \le 10$ sec.
- **3.** Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2%.
- **4.** Guaranteed by design, not subject to production

FNK-Semiconductor 2/7 Feb.2017.Rev.1.0




Test Circuit


1) E_{AS} Test Circuits



2) Gate Charge Test Circuit:



3) Switch Time Test Circuit:



FNK-Semiconductor 3/7 Feb.2017.Rev.1.0



Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-JunctionTemperature




Figure 5 Gate Charge





Figure 6 Source- Drain Diode Forward










Figure 8 Safe Operation Area

BV_{DSS} (norm) V_{GS}=0 | I_D=250μA | 1.2 | 1.1 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0

T_J-Junction Temperature(°C)

Figure 9 BV_{DSS} vs Junction Temperature




Figure 10 V_{GS(th)} vs Junction Temperature





Figure 11 Normalized Maximum Transient Thermal Impedance

FNK-Semiconductor 5/7 Feb.2017.Rev.1.0



SOP-8 Package Information



Symbol	Dimensions	In Millimeters	Dimensions In Inches		
	Min.	Max.	Min.	Max.	
А	1.350	1.750	0.053	0.069	
A1	0.100	0.250	0.004	0.010	
A2	1.350	1.550	0.053	0.061	
b	0.330	0.510	0.013	0.020	
С	0.170	0.250	0.006	0.010	
D	4.700	5.100	0.185	0.200	
E	3.800	4.000	0.150	0.157	
E1	5.800	6.200	0.228	0.244	
е	1.270(BSC)		0.050(BSC)		
L	0.400	1.270	0.016	0.050	
θ	0°	8°	0°	8°	



Disclaimer:

- FNK reserves the right to make changes to the information herein for the improvement of the design and
 performance without further notice! Customers should obtain the latest relevant information before placing
 orders and should verify that such information is complete and current.
- All semiconductor products malfunction or fail with some probability under special conditions. When using FNK
 products in system design or complete machine manufacturing, it is the responsibility of the buyer to comply
 with the safety standards strictly and take essential measures to avoid situations in which a malfunction or
 failure of such Silan products could cause loss of body injury or damage to property.
- FNK will supply the best possible product for customers!

FNK-Semiconductor 7/7 Feb.2017.Rev.1.0