FNK4421

20V Dual P-Channel MOSFET

General Description

The FNK4421 combines advanced trench MOSFET technology with a low resistance package to provide extremely low $R_{DS(ON)}$. This device is ideal for load switch and battery protection applications.

Product Summary

V_{DS}	-20V
I_D (at V_{GS}=-4.5V)	-7A
$R_{DS(ON)}$ (at V_{GS}=-4.5V)	< 25mΩ
$R_{DS(ON)}$ =-2.5V)	< 35mΩ

SOP-8





Absolute Maximum Ratings T_A=25℃ unless otherwise noted

Parameter		Symbol	Maximum	Units
Drain-Source Voltage		V_{DS}	-20	V
Gate-Source Voltage		V_{GS}	±12	V
Continuous Drain Current	T_A=25℃	I_D	-7	A
	T_A=70℃		-5	
Pulsed Drain Current [C]		I_{DM}	-50	
Avalanche Current [C]		I_{AS}, I_{AR}	33	A
Avalanche energy L=0.1mH [C]		E_{AS}, E_{AR}	54	mJ
Power Dissipation [B]	T_A=25℃	P_D	2	W
	T_A=70℃		1.3	
Junction and Storage Temperature Range		T_J, T_{STG}	-55 to 150	℃

Thermal Characteristics

Parameter		Symbol	Typ	Max	Units
Maximum Junction-to-Ambient [A]	t ≤ 10s	$R_{\theta JA}$	48	62.5	℃/W
Maximum Junction-to-Ambient [A D]	Steady-State		74	90	℃/W
Maximum Junction-to-Lead	Steady-State	$R_{\theta JL}$	32	40	℃/W

Electrical Characteristics (T_J=25℃ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	I_D=-250μA, V_{GS}=0V	-20			V
I_{DSS}	Zero Gate Voltage Drain Current	V_{DS}=-20V, V_{GS}=0V			-1	μA
		T_J=55℃			-5	
I_{GSS}	Gate-Body leakage current	V_{DS}=0V, V_{GS}=±12V			±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	V_{DS}=V_{GS} I_D=-250μA	-0.4		-1.0	V
$I_{D(ON)}$	On state drain current	V_{GS}=-4.5V, V_{DS}=-5V	-40			A
$R_{DS(ON)}$	Static Drain-Source On-Resistance	V_{GS}=-4.5V I_D=-7A		17	25	mΩ
		V_{GS}=-2.5V,I_D=-6A		27	35	mΩ
g_{FS}	Forward Transconductance	V_{DS}=-5V, I_D=-7A		27		S
V_{SD}	Diode Forward Voltage	I_S=-1A,V_{GS}=0V		-0.7	-1	V
I_S	Maximum Body-Diode Continuous Current				-2.5	A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	V_{GS}=0V, V_{DS}=-15V, f=1MHz		2060	2600	pF
C_{oss}	Output Capacitance			370		pF
C_{rss}	Reverse Transfer Capacitance			295		pF
R_g	Gate resistance	V_{GS}=0V, V_{DS}=0V, f=1MHz	1.2	2.4	3.6	Ω
SWITCHING PARAMETERS						
Q_g	Total Gate Charge	V_{GS}=-10V, V_{DS}=-15V, I_D=-9A		30	39	nC
Q_{gs}	Gate Source Charge			4.6		nC
Q_{gd}	Gate Drain Charge			10		nC
$t_{D(on)}$	Turn-On DelayTime	V_{GS}=-10V, V_{DS}=-15V, R_L=1.67Ω, R_{GEN}=3Ω		11		ns
t_r	Turn-On Rise Time			9.4		ns
$t_{D(off)}$	Turn-Off DelayTime			24		ns
t_f	Turn-Off Fall Time			12		ns
t_{rr}	Body Diode Reverse Recovery Time	I_F=-9A, dI/dt=100A/μs		30	40	ns
Q_{rr}	Body Diode Reverse Recovery Charge	I_F=-9A, dI/dt=100A/μs		22		nC

A. The value of $R_{\theta JA}$ is measured with the device mounted on 1in^2 FR-4 board with 2oz. Copper, in a still air environment with T_A =25℃. The value in any given application depends on the user's specific board design.

B. The power dissipation P_D is based on $T_{J(MAX)}$=150℃, using ≤ 10s junction-to-ambient thermal resistance.

C. Repetitive rating, pulse width limited by junction temperature $T_{J(MAX)}$=150℃. Ratings are based on low frequency and duty cycles to keep initialT_J=25℃.

D. The $R_{\theta JA}$ is the sum of the thermal impedence from junction to lead $R_{\theta JL}$ and lead to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-ambient thermal impedence which is measured with the device mounted on 1in^2 FR-4 board with 2oz. Copper, assuming a maximum junction temperature of $T_{J(MAX)}$=150℃. The SOA curve provides a single pulse ratin g.

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Fig 1: On-Region Characteristics (Note E)



Figure 2: Transfer Characteristics (Note E)



Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)



Figure 4: On-Resistance vs. Junction Temperature (Note E)



Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)



Figure 6: Body-Diode Characteristics (Note E)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Figure 7: Gate-Charge Characteristics



Figure 8: Capacitance Characteristics



Figure 10: Maximum Forward Biased Safe Operating Area (Note F)



Figure 11: Single Pulse Power Rating Junction-to-Ambient (Note F)



Figure 12: Normalized Maximum Transient Thermal Impedance (Note F)

Gate Charge Test Circuit & Waveform





Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms