

## Instruction Cache


## Instruction Buffer

## Warp Scheduler

Dispatch Unit

Dispatch Unit

Register File (32,768 x 32-bit)



## Instruction Buffer

## Warp Scheduler

Dispatch Unit

Dispatch Unit

Register File (32,768 x 32-bit)



## Texture / L1 Cache

Tex

Tex

Tex

Tex

## 64KB Shared Memory