Implemented an ultrasonic sensor to measure and visualize distances on the FPGA 7-seg Display and LEDs.

Some of small codes and implementation of modules in Computer Aided Design in VHDL by ActiveHDL

These are VHDL codes for 12Bit counter to 7segment output. contains binary to BCD converter base on double dabble algorithm.

Hexadecimal 7 segment display