The design and verification of a 2 Channel DMA Controller. With Various tests for read writes of each channel using the Round Robin logic.
-
Updated
Dec 5, 2025 - SystemVerilog
The design and verification of a 2 Channel DMA Controller. With Various tests for read writes of each channel using the Round Robin logic.
Add a description, image, and links to the fpga-design topic page so that developers can more easily learn about it.
To associate your repository with the fpga-design topic, visit your repo's landing page and select "manage topics."