VHDL / System Verilog to Verilog converter, based on Yosys and the plugins ghdl-yosys-plugin and synlig.
-
Updated
Feb 4, 2024 - Python
#
ghdl-yosys-plugin
Here are 2 public repositories matching this topic...
A possible replacement for openflow, which would be ideally contributed to the SymbiFlow project
-
Updated
Aug 2, 2021 - Python
Improve this page
Add a description, image, and links to the ghdl-yosys-plugin topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the ghdl-yosys-plugin topic, visit your repo's landing page and select "manage topics."