You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Designed and implemented a RISC-V bus-based architecture with microprogramming features using Verilog. Enhanced the processor's performance and flexibility by integrating microprogramming capabilities into the design.