This is a SpyDrNet Plugin for a physical design related transformations
-
Updated
Jun 6, 2024 - Python
This is a SpyDrNet Plugin for a physical design related transformations
A flexible framework for analyzing and transforming FPGA netlists. Official repository.
TMR utilities for the SpyDrNet project
SKiDL Microcontroller Board Wizard
Perform gate-level simulations from python
MODNET (MODify NETlist): VHDL/Verilog Fault Injection system
PCB Design Language: A programming way to design schematics.
This repository contains a python script that converts a Boolean Expression to a .SIM file (circuit netlist description).
Add a description, image, and links to the netlist topic page so that developers can more easily learn about it.
To associate your repository with the netlist topic, visit your repo's landing page and select "manage topics."