My second attempt at a RISC-V CPU with learnings form my previous attempt.
-
Updated
Apr 29, 2024 - SystemVerilog
My second attempt at a RISC-V CPU with learnings form my previous attempt.
VeeR EL2 Core
VeeR EH1 core
Add a description, image, and links to the open-source-hardware topic page so that developers can more easily learn about it.
To associate your repository with the open-source-hardware topic, visit your repo's landing page and select "manage topics."