#

veer

Here are 2 public repositories matching this topic...

chipsalliance / Cores-VeeR-EH1

VeeR EH1 core

fpga processor riscv rtl risc risc-v open-source-hardware fusesoc verilator riscv32 western-digital axi4 ahb-lite asic-design veer

Updated May 29, 2023
SystemVerilog

chipsalliance / VeeRwolf

FuseSoC-based SoC for VeeR EH1 and EL2

tools fusesoc swerv veer

Updated Aug 24, 2024
Verilog

Improve this page

Add a description, image, and links to the veer topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the veer topic, visit your repo's landing page and select "manage topics."