A sample design of Nios with on-board SDRAM for CYC1000 (a low cost Cyclone10 FPGA board)
-
Updated
Jul 8, 2021 - Verilog
A sample design of Nios with on-board SDRAM for CYC1000 (a low cost Cyclone10 FPGA board)
Basic implementation of SDRAM controller for De0-nano board.
Design Verification of Flash, UART, and SDRAM controller for a 32 bit embedded RISC microprocessor using cocotb.
🛠 A SDRAM controller in Verilog HDL
Verilog HDL implementation of SDRAM controller and SDRAM model
SDR SDRAM Controller with Avalon-MM bus; [Bugged, deprecated]
Mitigating Single-Event Upsets in COTS SDRAM using an EDAC SDRAM Controller
SDRAM controller optimized to a memory bandwidth of 316MB/s
Simple SDRAM Controller for DE10-Lite.
Add a description, image, and links to the sdram-controller topic page so that developers can more easily learn about it.
To associate your repository with the sdram-controller topic, visit your repo's landing page and select "manage topics."