Sobel Filter Verilog implementation
-
Updated
May 20, 2024 - Verilog
Sobel Filter Verilog implementation
Optimizing RGB to Grayscale, Gaussian Blur and Sobel-Filter operations on FPGAs for reduced dynamic power consumption
Implementation of an Edge Detection Filter Using the Avalon Interface
codes of my IUT FPGA LAB
Semester Project on FPGA - Verilog implementation on Sobel Filter for Edge detection on FPGA
Add a description, image, and links to the sobel-filter topic page so that developers can more easily learn about it.
To associate your repository with the sobel-filter topic, visit your repo's landing page and select "manage topics."