learn the combinational and sequential logic circuit.
-
Updated
Jun 21, 2024 - SystemVerilog
learn the combinational and sequential logic circuit.
This repository contains my BSc graduation project at the Faculty of Engineering, Ain Shams University. The project focuses on implementing the RISC-V core, specifically the CV32E40 ,with a focus on achieving high performance and maximizing frequency through synthesis, place and route (PNR).
Add a description, image, and links to the synopsys-dc topic page so that developers can more easily learn about it.
To associate your repository with the synopsys-dc topic, visit your repo's landing page and select "manage topics."