#

usb-cdc

Here are 6 public repositories matching this topic...

ultraembedded / core_usb_uart

USB serial device (CDC-ACM)

fpga verilog uart serial-port usb-cdc usb-serial usb-device

Updated Jun 28, 2020
Verilog

ultraembedded / core_usb_cdc

Basic USB-CDC device core (Verilog)

fpga usb verilog usb-cdc usb-device

Updated May 15, 2021
Verilog

ultraembedded / core_usb_bridge

USB -> AXI Debug Bridge

fpga usb verilog usb-cdc axi4-lite

Updated Jun 5, 2021
Verilog

WangXuan95 / FPGA-USB-Device

An FPGA-based USB full-speed device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA common IOs rather than additional chips. 基于FPGA的USB full-speed device端控制器，可实现USB串口、USB摄像头、USB音频、U盘、USB键盘等设备，只需要3个FPGA普通IO，而不需要额外的接口芯片。

Updated Sep 15, 2023
Verilog

ulixxe / usb_cdc

Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs

asic fpga serial usb verilog bootloader usb-cdc cdc-acm usb-device tinyfpga-bx fomu

Updated Mar 10, 2024
Verilog

ulixxe / usb_dfu

Full Speed USB DFU interface for FPGA and ASIC designs

asic fpga serial usb verilog bootloader dfu usb-cdc cdc-acm usb-dfu usb-device tinyfpga-bx

Updated Mar 10, 2024
Verilog

Improve this page

Add a description, image, and links to the usb-cdc topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the usb-cdc topic, visit your repo's landing page and select "manage topics."