verilog
Here are 92 public repositories matching this topic...
This project was made for optional fpga project during F23 Computer Architecture course. This is Quartus Project for turning fpga board into morse coder.
-
Updated
Jan 11, 2024 - HTML
Verilog for a Field Programmable Gate Array Engineer with Xilinx Vivado Design Suite.
-
Updated
Oct 14, 2020 - HTML
-
Updated
Apr 17, 2023 - HTML
For this lab, we had to compute the first 25 Fibonacci numbers and the use a standard 1602 character LCD to display the numbers.
-
Updated
Nov 3, 2020 - HTML
Simulated a maze game using State-machines and Verilog
-
Updated
Jun 17, 2019 - HTML
The repository hosts an ongoing project dedicated to the development of an implementation for the Advanced Encryption Standard (AES) 128-bit block cipher in UART communication. Please be advised that this project is currently in progress and subject to updates.
-
Updated
Jun 7, 2024 - HTML
-
Updated
Jul 4, 2016 - HTML
In this lab, we need to implement an I/O control circuit using the FPGA development board.
-
Updated
Oct 26, 2020 - HTML
Improve this page
Add a description, image, and links to the verilog topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the verilog topic, visit your repo's landing page and select "manage topics."