Skip to content
#

vivado

Here are 41 public repositories matching this topic...

A Vitis & Vivado project (for the Basys3 board (Atrix-7 FPGA)) that reads integers input on the switches sequentially, adds them up and displays them on the 7 segment diaplay. Demonstrates Microblaze, AXI and AXI streams.

  • Updated Dec 3, 2023
  • C

A project that involves the hardware design (VHDL) of a circuit on FPGA that performs the filtering of an image through an isotropic filter. The circuit is also tested and validated (both from the point of view of the error and from the point of view of the quality of the filtering) through procedures described in MATLAB.

  • Updated Aug 23, 2023
  • C

Improve this page

Add a description, image, and links to the vivado topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the vivado topic, visit your repo's landing page and select "manage topics."

Learn more