VLSI test project: 4-bit ripple carry adder with random stuck-at fault injection. Supports ATPG-based verification, fault modeling, and simulation for learning and experimentation
testing simulation verilog hdl vlsi icarus atpg fault-modeling vlsi-testing stuck-at-faults vlsi-verification
-
Updated
Sep 23, 2025 - Python