Mips-CPU A multi cycle MIPS CPU implemented by Verilog. Based on the instruction of CPU, a bubble sort algorithm is implemented.