

# AON6508

# 30V N-Channel AlphaMOS

### **General Description**

- Latest Trench Power AlphaMOS (αMOS LV) technology
- Very Low RDS(on) at 4.5V<sub>GS</sub>
- Low Gate Charge
- High Current Capability
- RoHS and Halogen-Free Compliant

# **Product Summary**

 $\begin{array}{ll} V_{DS} & 30V \\ I_{D} \; (at \; V_{GS} \! = \! 10V) & 32A \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 10V) & < 3.2 m\Omega \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 4.5V) & < 5 m\Omega \end{array}$ 

100% UIS Tested 100% R<sub>g</sub> Tested




 ${\mathfrak C}$ 

### **Application**

Power Dissipation A

- DC/DC Converters in Computing, Servers, and POL
- Isolated DC/DC Converters in Telecom and Industrial


#### DFN5X6




T<sub>A</sub>=70℃

Junction and Storage Temperature Range

Absolute Maximum Ratings T<sub>A</sub>=25℃ unless otherwise noted





Parameter		Symbol	Maximum	Units		
Drain-Source Voltage		V <sub>DS</sub>	30	V		
Gate-Source Voltage		V <sub>GS</sub>	±20	V		
Continuous Drain	T <sub>C</sub> =25℃	ı	32			
Current <sup>G</sup>	T <sub>C</sub> =100℃	I <sub>D</sub>	25	A		
Pulsed Drain Current <sup>C</sup>		I <sub>DM</sub>	128	7		
Continuous Drain	T <sub>A</sub> =25℃		29	Λ		
Current	T <sub>A</sub> =70℃	IDSM	23	A		
Avalanche Current <sup>C</sup>		I <sub>AS</sub>	46	Α		
Avalanche energy L=	=0.05mH <sup>C</sup>	E <sub>AS</sub>	53	mJ		
V <sub>DS</sub> Spike	100ns	$V_{SPIKE}$	36	V		
	T <sub>C</sub> =25℃	5°C 41		101		
Power Dissipation <sup>B</sup>	T <sub>C</sub> =100℃	$P_{D}$	16	W		
	T <sub>A</sub> =25℃	В	4.2	W		
Danna Diaginatian A	T 7000	P <sub>DSM</sub>	0.7	vv		

Thermal Characteristics									
Parameter	Symbol	Тур	Max	Units					
Maximum Junction-to-Ambient A	t ≤ 10s	D	24	30	€/M				
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	53	64	°C/W				
Maximum Junction-to-Case Steady-St		$R_{\theta JC}$	2.6	3	℃/W				

T<sub>J</sub>, T<sub>STG</sub>

2.7

-55 to 150

#### Electrical Characteristics (T<sub>J</sub>=25℃ unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units	
STATIC F	PARAMETERS		_					
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	I <sub>D</sub> =250μA, V <sub>GS</sub> =0V		30			V	
I <sub>DSS</sub>	Zara Cata Valtaga Drain Current	$V_{DS}$ =30V, $V_{GS}$ =0V $T_{J}$ =55 $^{\circ}$ C				1	μА	
	Zero Gate Voltage Drain Current					5		
I <sub>GSS</sub>	Gate-Body leakage current	$V_{DS}$ =0V, $V_{GS}$ = ±20V				100	nA	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$ , $I_{D}=250\mu A$		1.4	1.8	2.2	V	
	Static Drain-Source On-Resistance	$V_{GS}$ =10V, $I_{D}$ =20A			2.6	3.2		
R <sub>DS(ON)</sub>			T <sub>J</sub> =125℃		3.6	4.5	mΩ	
		V <sub>GS</sub> =4.5V, I <sub>D</sub> =20A			3.6	5	mΩ	
g <sub>FS</sub>	Forward Transconductance	$V_{DS}$ =5V, $I_D$ =20A			105		S	
$V_{SD}$	Diode Forward Voltage	I <sub>S</sub> =1A,V <sub>GS</sub> =0V			0.7	1	V	
I <sub>S</sub>	Maximum Body-Diode Continuous Current					48	Α	
DYNAMIC	PARAMETERS							
C <sub>iss</sub>	Input Capacitance			2010		pF		
Coss	Output Capacitance	V <sub>GS</sub> =0V, V <sub>DS</sub> =15V, f=1MHz			898		pF	
$C_{rss}$	Reverse Transfer Capacitance			124		pF		
$R_g$	Gate resistance	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V, f=1MHz		0.9	1.8	2.7	Ω	
SWITCHI	NG PARAMETERS							
Q <sub>g</sub> (10V)	Total Gate Charge	- -V <sub>GS</sub> =10V, V <sub>DS</sub> =15V, I <sub>D</sub> =20A			36	49	nC	
Q <sub>g</sub> (4.5V)	Total Gate Charge				17	23	nC	
$Q_{gs}$	Gate Source Charge				6		nC	
$Q_{gd}$	Gate Drain Charge				8		nC	
t <sub>D(on)</sub>	Turn-On DelayTime	$V_{GS}$ =10V, $V_{DS}$ =15V, $R_L$ =0.75 $\Omega$ , $R_{GEN}$ =3 $\Omega$			7.5		ns	
t <sub>r</sub>	Turn-On Rise Time				4.0		ns	
t <sub>D(off)</sub>	Turn-Off DelayTime				37.0		ns	
t <sub>f</sub>	Turn-Off Fall Time				7.5		ns	
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =20A, dI/dt=500A/μs			14		ns	
$Q_{rr}$	Body Diode Reverse Recovery Charge	I <sub>F</sub> =20A, dI/dt=500A/μs			20.3		nC	

A. The value of  $R_{\theta,M}$  is measured with the device mounted on  $1 in^2$  FR-4 board with 2oz. Copper, in a still air environment with  $T_A$  =25° C. The Power dissipation P<sub>DSM</sub> is based on R <sub>0JA</sub> and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design.

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

B. The power dissipation  $P_D$  is based on  $T_{J(MAX)}$ =150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature  $T_{J(\text{MAX})}\!\!=\!\!150^{\circ}\,$  C.


D. The  $R_{\theta JA}$  is the sum of the thermal impedance from junction to case  $R_{\theta JC}$  and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of  $T_{J(MAX)}$ =150° C. The SOA curve provides a single pulse rating. G. The maximum current rating is package limited.

H. These tests are performed with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub>=25° C.

#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS







Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

Rev.2.0: January 2013 www.aosmd.com Page 4 of 6


#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS








Pulse Width (s)
Figure 14: Single Pulse Power Rating Junction-toAmbient (Note H)




Pulse Width (s)
Figure 15: Normalized Maximum Transient Thermal Impedance (Note H)


Rev.2.0: January 2013 **www.aosmd.com** Page 5 of 6


# Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms

