Repository navigation
Half Adder
A half adder is a digital logic circuit that performs binary addition of two single-bit binary numbers. It has two inputs, A and B, and two outputs, SUM and CARRY. The half adder can be implemented using basic gates such as XOR and AND gates.
Credit: GeeksForGeeks
You can make a simple half adder with the following:
- XOR Gate
- AND Gate
- 2 Switches
The AND gate shows the "carry over" while the XOR gate shows the sum. Carry over shows the tens digit of a binary number.
The truth table of the circuit is shown here:
| Inputs | Outputs |
|---|---|
| 0,0 | 0,0 |
| 1,0 | 0,1 |
| 0,1 | 0,1 |
| 1,1 | 1,0 |
Where in the outputs column, the first digit from the left is the tens place and the right-most digit is the ones place.
EF0601 contributed to this article.
Logic gate lab, a project by EF0601. https://ef0601.github.io/Logic-gate-lab/
Use this wiki to learn more about the components and circuits you can make in LGL (Logic Gate Lab). This wiki is a work-in-progress, and I plan on explaining each logic component and mechanism in the simulation.
Try LGL with no downloads on the web.
Problems or feedback? Submit them on the Github issues page.
Contribute or check out the source code on GitHub.