Skip to content

VaradaGovind/rtl-fifo-buffer

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

2 Commits
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

rtl-fifo-buffer

Synchronous FIFO implemented in Verilog with parameterized depth, write/read pointers, and status flags (full, empty). Designed for buffering and queueing in digital systems.

About

Synchronous FIFO implemented in Verilog with parameterized depth, write/read pointers, and status flags (full, empty). Designed for buffering and queueing in digital systems.

Topics

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

 
 
 

Contributors