Skip to content

Repository navigation

Aria v1.4.0

Choose a tag to compare

View all tags
@albertc9 albertc9 released this 11 Aug 07:32
· 137 commits to main since this release
v1.4.0
38600ed
This commit was created on GitHub.com and signed with GitHub’s verified signature.
GPG key ID: B5690EEEBB952194
Verified
Learn about vigilant mode.

What's Changed

  1. Added model-profile checks for graph wiring, Dense structure, fixed-point formats, and coefficient patterns.
  2. Added automatic selection of the sequential packed Dense weight ROM for compatible models.
  3. Preserved compatible Dense plans during project refresh and rejected unsupported structural changes explicitly.
  4. Updated the manifest to record semantic model facts and the resolved Dense implementation plan.
  5. Qualified the default P4/D2 flow with Vitis HLS 2023.2 synthesis, RTL CoSim, and KU5P OOC implementation.

The default P4/D2 build achieves II 94 and latency 99. At 200 MHz, the routed single core uses 1.5 BRAM tiles, 15 DSPs, 3,622 registers, and 6,981 LUTs, with +0.524 ns WNS.

Assets 2
Loading