Popular repositories Loading
-
Projects
Projects PublicCollection of digital IC design projects completed during my academic program, showcasing RTL design, verification, and VLSI implementation skills.
SystemVerilog
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.