Skip to content
View ezio1996's full-sized avatar

Block or report ezio1996

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. nontrivial-mips nontrivial-mips Public

    Forked from trivialmips/nontrivial-mips

    NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.

    SystemVerilog 1

  2. wangchen wangchen Public

  3. e200_opensource e200_opensource Public

    Forked from SI-RISCV/e200_opensource

    The Ultra-Low Power RISC Core

    Verilog

  4. SystemVerilogReference SystemVerilogReference Public

    Forked from VerificationExcellence/SystemVerilogReference

    training labs and examples

    SystemVerilog

  5. oh oh Public

    Forked from aolofsson/oh

    Verilog library for ASIC and FPGA designers

    Verilog

  6. zipcpu zipcpu Public

    Forked from ZipCPU/zipcpu

    A small, light weight, RISC CPU soft core

    Verilog