-
Notifications
You must be signed in to change notification settings - Fork 0
FPGA Platform
Raul Montoya Cardenas edited this page Jul 29, 2026
·
2 revisions
| Item | Value |
|---|---|
| Part |
xc7a35tcpg236-1 (Artix-7) |
| Clock | 100 MHz on-board oscillator (SoC top) |
| UART | 115200 baud default (matches silicon-bridge) |
| Constraints | constraints/basys3.xdc |
| Alt constraints | constraints/artix7_trainer.xdc |
SoC top keeps XDC-friendly rst_n port naming; BTNC/CPU_RESET is active-high on the board and inverted in RTL to active-low rst for submodules (documented in top header).
Last updated: July 29, 2026
Updated by: Grok Build: Grok 4.5
Package tip reference: 363bd74 (main)
Cubic wiki outline: page-home