#
chip
Here are 9 public repositories matching this topic...
Degate demonstration projects.
-
Updated
Sep 22, 2020 - Verilog
RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32
-
Updated
Nov 16, 2023 - Verilog
A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.
-
Updated
Dec 2, 2019 - Verilog
Custom chips reverse-engineered from silicon
asic
fpga
arcade-game
video-game
reverse-engineering
arcade
verilog
chip
konami
hdl
silicon
cpld
repro
taito
decap
gate-array
standard-cell
-
Updated
Feb 12, 2024 - Verilog
Z80 open-source silicon clone. Goal is to become a silicon proven, pin compatible, open-source replacement for classic Z80.
-
Updated
Jun 6, 2024 - Verilog
Improve this page
Add a description, image, and links to the chip topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the chip topic, visit your repo's landing page and select "manage topics."