Analytical simulator for SRMIC — a residency-first LLM inference accelerator architecture using distributed on-package SRAM (HRM) to reduce HBM pressure on the decode critical path.
architecture sram hbm hardware-simulation llm latency-model decode-acceleration srmic cognitive-coding
-
Updated
Mar 20, 2026 - SystemVerilog