counters

Star

Here are 3 public repositories matching this topic...

suoglu / Verilog-Utilty-Modules

Star

Collection of utility modules written in Verilog

gpio fpga hardware timer random verilog random-number-generators counters fifo pwm clock-divider pulse-width-modulation

Updated Aug 3, 2023
Verilog

DevMajed / Digital-Logic_and-Design

Star

Digital Logic Design using pen and paper to design with Analog discovery 2, and using Verilog for synthesizing. these are some of my junior year labs for Digital Electronics

counters fulladder mux gates flipflop

Updated Jun 17, 2020
Verilog

Saadia-Hassan / Real-Time-Clock-Module

Star

A real time clock module is designed and simulated in ModelSim. The language used is Verilog HDL.

simulation counters modelsim testbench verilog-hdl rtc-module seven-segment-display

Updated Jul 27, 2020
Verilog

Improve this page

Add a description, image, and links to the counters topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the counters topic, visit your repo's landing page and select "manage topics."

Learn more

Provide feedback

Saved searches

Use saved searches to filter your results more quickly

counters

Here are 3 public repositories matching this topic...

suoglu / Verilog-Utilty-Modules

DevMajed / Digital-Logic_and-Design

Saadia-Hassan / Real-Time-Clock-Module

Improve this page

Add this topic to your repo