#
filetree
Here are 2 public repositories matching this topic...
CLI tools to extract and display port definitions from Verilog files and generate repository file-trees to make navigation and interaction with my hardware projects easier for anyone. Automatically fetched as utils package along any of my repository downloads through download_repos.bat/.sh scripts that are hosted on each repo 😄.
cli parser eda rtl hdl verilog-hdl filetree cli-tool verilog-parser utils-tools markdown-output port-extraction default-box-output repo-filetree-generator
-
Updated
Apr 6, 2026 - Shell
Improve this page
Add a description, image, and links to the filetree topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the filetree topic, visit your repo's landing page and select "manage topics."