Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.
-
Updated
Mar 13, 2024 - SystemVerilog
Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.
RISC-V processor tracing tools and library
Add a description, image, and links to the instruction-trace topic page so that developers can more easily learn about it.
To associate your repository with the instruction-trace topic, visit your repo's landing page and select "manage topics."