#

ip-core

Here are 8 public repositories matching this topic...

gonzafernan / cese-mys-zynq7

Microarquitecturas y Softcores - CESE - FIUBA

verilog verilog-hdl xilinx-vivado ip-core xilinx-zynq

Updated Dec 13, 2023
Verilog

gvd1248 / FPGA

This repository showcases various projects developed on the DE10-Lite board (Intel MAX 10 FPGA) using Quartus Prime Lite software. The projects primarily focus on Finite State Machines (FSMs) and communication protocols, implemented in VHDL. Each project includes HDL code, testbenches, simulations, and .qsf files for pin assignments

fsm dsp vhdl verification finite-state-machine gtkwave testbench verilog-hdl digital-circuits ip-core uart-vhdl rtl-simulations

Updated Sep 5, 2024
Verilog

FlorianFrank / Verilog-UART-Custom-IP

A custom UART IP core. Wrting to bare metal I/O pins independent of the FPGA model.

fpga serial verilog xilinx vivado uart ip-core

Updated Apr 5, 2023
Verilog

iDoka / GOST-R34.12-2015

Verilog HDL implementation of the GOST R34.12-2015 — a fresh Russian government standard symmetric key block cipher.

asic crypto fpga cipher rtl verilog xilinx altera grasshopper hdl kuznyechik ip-core gost-r34-12-2015 rfc7801 s-box

Updated Feb 14, 2017
Verilog

iDoka / GOST-28147-89

Verilog HDL implementation of the GOST 28147-89 — a Soviet and Russian government standard symmetric key block cipher

asic crypto fpga cipher rtl verilog xilinx altera hdl magma ip-core gost-28147-89 gost-r34-11-94 rfc4357 gost-28147 rfc5831 rfc4490 s-box gost-r34-10-2012

Updated Feb 27, 2024
Verilog

rohitk-singh / usb-device

USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface

usb python3 usb-devices migen ip-core

Updated Oct 24, 2017
Verilog

Parretto / DisplayPort

DisplayPort IP-core

fpga xilinx lattice ip-core displayport

Updated Oct 25, 2024
Verilog

WangXuan95 / FPGA-MPEG2-encoder

An FPGA-based high performance MPEG2 encoder for video compression. 基于FPGA的高性能MPEG2视频编码器，可实现视频压缩。

video fpga verilog systemverilog mpeg2 video-compressor video-encoder ip-core video-compression video-encode mpeg-2 mpeg2-encoder

Updated Jan 26, 2024
Verilog

Improve this page

Add a description, image, and links to the ip-core topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the ip-core topic, visit your repo's landing page and select "manage topics."