FSM and Cache design for practicing the concepts of computer architecture
-
Updated
May 1, 2021 - VHDL
FSM and Cache design for practicing the concepts of computer architecture
Teamwork project made during the course "Elettronica dei Sistemi Digital" (Electronics of Integrated Systems) @ Politecnico di Torino
Yahtzee game designed in VHDL for Digital System Design Course in EPFL BA2 (IC Section) Grade: 88.89%
Trabalho 5 de Organizacão e Arquitetura de Computadores
Draft repository for Digital Computer Design @ MMU
Multi-Layer Perceptron with single neuron implementation
digital electronics components implementation in VHDL
VHDL Lab Exercises from simple Combinational/Sequential circuits to a simple CPU design
A digital clock system implemented with VHDL via Intel Quartus Prime and ModelSim.
Building a simple frame decoder chip for a vending machine from scratch using VHDL and Alliance CAD tools
A simple program written in VHDL used to simulate/solve the outputs of two separate logical equations both in SOP and POS simultaneously.
Teamwork project of a reflexes analyzer made during the course "Sistemi Digitali Integrati" (Integrated Digital Systems) @ Politecnico di Torino
Add a description, image, and links to the modelsim topic page so that developers can more easily learn about it.
To associate your repository with the modelsim topic, visit your repo's landing page and select "manage topics."