FPGA implementations of the PDP-6 and PDP-10
-
Updated
Apr 7, 2021 - Verilog
FPGA implementations of the PDP-6 and PDP-10
Primary human readable PDP-6 material from the 1960s. Some secondary PDP-6 annotation, discussions and Talmudic scholarship will be tolerated for a while.
Emacs mode for editing Maclisp code.
JOSS Supervisor for PDP-6 source. Being typed from RAND's PDFs.
PDP-6 Emulator
Burroughs B5500, ICL1900, SEL32, IBM 360/370, IBM 7000 and DEC PDP10 KA10/KI10/KL10/KS10, PDP6 simulators for SimH
Add a description, image, and links to the pdp-6 topic page so that developers can more easily learn about it.
To associate your repository with the pdp-6 topic, visit your repo's landing page and select "manage topics."