Transistor-level design and layout of a 1-bit SRAM array column (90nm) with sense amplifier, write driver, and full read/write timing orchestration.
-
Updated
May 2, 2026
Transistor-level design and layout of a 1-bit SRAM array column (90nm) with sense amplifier, write driver, and full read/write timing orchestration.
Add a description, image, and links to the sram-layout topic page so that developers can more easily learn about it.
To associate your repository with the sram-layout topic, visit your repo's landing page and select "manage topics."